Q. Could adding pipeline stages reduce CPI for an application?
A. Yes, due to these problems:

<table>
<thead>
<tr>
<th>CPI Problem</th>
<th>Possible Solution</th>
</tr>
</thead>
<tbody>
<tr>
<td>Extra branch delays</td>
<td>Branch prediction</td>
</tr>
<tr>
<td>Extra load delays</td>
<td>Optimize code</td>
</tr>
<tr>
<td>Structural hazards</td>
<td>Optimize code, add hardware</td>
</tr>
</tbody>
</table>
Today: Dynamic Scheduling Overview

Goal: Enable out-of-order by breaking pipeline in two: fetch and execution.

Example: IBM Power 5:

I-fetch and decode: like static pipelines

Today's focus: execution unit
Dynamic Scheduling: A mix of 3 ideas

Top-down idea: Registers that may be written only once (but may be read many times) eliminate WAW and WAR hazards.

Mid-level idea: An instruction waiting for an operand to execute may trigger on the (single) write to the associated register.

Bottom-up idea: To support “snooping” on register writes, attach all machine elements to a common bus.

Robert Tomasulo, IBM, 1967. FP unit for IBM 360/91
A common bus == long wires == slow?

**Pipelines in theory**

Wires are short, so clock periods can be short.

"wiring by abutment"

**Long wires are the price we paid to avoid stalls**

**Pipelines in practice**

Conjecture: If processor speed is limited by long wires, let's do a design that fully uses the semantics of long wires by using a bus.
A bus-based multi-cycle computer

If we add too many functional units, one bus is too long, too slow. Solutions: more buses, faster electrical signalling

Common Data Bus
(1) Only one unit writes at a time (one source).
(2) All units may read the written values (many destinations).
Administrivia: Final project begins

- **Thursday 11/18**: Preliminary design document due, by 9 PM.
- **Friday 11/19**: Review design document with TAs in lab section.
- **Sunday 11/21**: Revised design document due in email, by 11:59 PM
- **Friday 12/3**: Demo deep pipelining to TAs in lab section.
Administrivia: Mid-term and Field Trip

- **Mid-Term II Review Session:**
  Sunday, 11/21, 7-9 PM, 306 Soda.

- **Mid-Term II:**
  Tuesday, 11/23, 5:30 to 8:30 PM, 101 Morgan. LaVal’s @ 9 PM!

  **Thanksgiving Holidays!**

- **Xilinx field trip:**
  Tuesday 11/30, bus leaves at 8:30 AM, from 4th floor Soda.

  **Send Doug RSVP (options: on bus, driving, not going)**

- **Thursday 12/2:** Advice on Presentations. Prepare you for your final project talk.
Register Renaming
Consider this simple loop ...

Loop:  LD  F0,0(R1)  ;F0=vector element
       ADDD F4,F0,F2  ;add scalar from F2
       SD   F4,0(R1)  ;store result
       SUBI R1,R1,8  ;decrement pointer 8B (DW)
       BNEZ R1,Loop  ;branch R1!=zero
       NOP          ;delayed branch slot

Every pass through the loop introduces the potential for WAW and/or WAR hazards for F0, F4, and R1.
Given an endless supply of registers ...

Rename “architected registers” (Ri, Fi) to new “physical registers” (PRi, PFi) on each write.

```
ADDI R1, R0, 64
Loop: LD F0, 0(R1)
ADD D F4, F0, F2
SD F4, 0(R1)
SUB I R1, R1, 8
BNE Z R1, Loop
NOP
```

```
ADDI PR01, PR00, 64
LD PF00 0(PR01)
ADD D PF04, PF00, PF02
SD PF04, 0(PR01)
SUB I PR11, PR01, 8
BEQZ PR11 ENDLOOP
```

```
ITER2: LD PF10 0(PR11)
ADDD PF14, PF10, PF02
SD PF14, 0(PR11)
SUB I PR21, PR11, 8
BEQZ PR21 ENDLOOP
```

```
ITER3: LD PF20 0(PR21)
[...]
```

An instruction may execute once all of its source registers have been written.
Data-Driven Execution

(Associative Control)

Caveat: In comparison to static pipelines, there is great diversity in dynamic scheduling implementations. Presentation that follows is a composite, and does not reflect any specific machine.
Recall: IBM Power 5 block diagram...

Interface between instruction fetch and execution.

**MP** = “Mapping” from architected registers to physical registers (renaming).

**ISS** = Instruction Issue
Instructions placed in “Reorder Buffer”

Each line holds physical <src1, src2, dest> registers for an instruction, and controls when it executes.

Common Data Bus: <dest #, dest val>

Execution engine works on the physical registers, not the architecture registers.
Circular Reorder Buffer: A closer look

**Next instr to “commit”, (complete).**

- Instruction opcode
- Use bit (1 if line is in use)
- Execute bit (0 if waiting ...)

<table>
<thead>
<tr>
<th>Inst#</th>
<th>Op</th>
<th>U</th>
<th>E</th>
<th>#1</th>
<th>#2</th>
<th>#d</th>
<th>P1</th>
<th>P2</th>
<th>Pd</th>
<th>P1 value</th>
<th>P2 value</th>
<th>Pd value</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>0</td>
<td></td>
<td>0</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>8</td>
<td></td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>9</td>
<td></td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>10</td>
<td></td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>0</td>
<td></td>
<td>0</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Add next inst, in program order.

- Physical register numbers
- Valid bits for values
- Copies of physical register values

Next instruction to “commit” (complete).
Example: The life of \texttt{ADD R3, R1, R2}

**Issue:** R1 “renamed” to PR21, whose value (13) was set by an earlier instruction. R2 renamed to PR22; it has not been written. R3 renamed to PR23.

<table>
<thead>
<tr>
<th>Inst#</th>
<th>Op</th>
<th>U</th>
<th>E</th>
<th>#1</th>
<th>#2</th>
<th>#d</th>
<th>P1</th>
<th>P2</th>
<th>Pd</th>
<th>P1 value</th>
<th>P2 value</th>
<th>Pd value</th>
</tr>
</thead>
<tbody>
<tr>
<td>9</td>
<td>Add</td>
<td>1</td>
<td>0</td>
<td>21</td>
<td>22</td>
<td>23</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>13</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>

A write to PR22 appears on the bus, value 87. Both operands are now known, so 13 and 87 sent to ALU.

<table>
<thead>
<tr>
<th>Inst#</th>
<th>Op</th>
<th>U</th>
<th>E</th>
<th>#1</th>
<th>#2</th>
<th>#d</th>
<th>P1</th>
<th>P2</th>
<th>Pd</th>
<th>P1 value</th>
<th>P2 value</th>
<th>Pd value</th>
</tr>
</thead>
<tbody>
<tr>
<td>9</td>
<td>Add</td>
<td>1</td>
<td>1</td>
<td>21</td>
<td>22</td>
<td>23</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>13</td>
<td>87</td>
<td>-</td>
</tr>
</tbody>
</table>

ALU does the add, writing 100 to PR23.

<table>
<thead>
<tr>
<th>Inst#</th>
<th>Op</th>
<th>U</th>
<th>E</th>
<th>#1</th>
<th>#2</th>
<th>#d</th>
<th>P1</th>
<th>P2</th>
<th>Pd</th>
<th>P1 value</th>
<th>P2 value</th>
<th>Pd value</th>
</tr>
</thead>
<tbody>
<tr>
<td>9</td>
<td>Add</td>
<td>1</td>
<td>1</td>
<td>21</td>
<td>22</td>
<td>23</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>13</td>
<td>87</td>
<td>100</td>
</tr>
</tbody>
</table>
More details (many are still overlooked)

Example: Load/Store Disambiguation

Issue logic monitors bus to maintain a physical register file, so that it can fill in <val> fields during issue.

Reorder buffer: a state machine triggered by dest# bus comparisons

From Memory

Load Unit

ALU #1

ALU #2

Store Unit

To Memory

Common Data Bus: <dest #, dest val>

Q. Why are we storing each physical register value several times in the reorder buffer? See next topic ...
Exceptions and Interrupts

Exception: An unusual event happens to an instruction during its execution. Examples: divide by zero, undefined opcode.

Interrupt: Hardware signal to switch the processor to a new instruction stream. Example: a sound card interrupts when it needs more audio output samples (an audio “click” happens if it is left waiting).
Challenge: Precise Interrupt / Exception

Definition: (or exception)

It must appear as if an interrupt is taken between two instructions (say $I_i$ and $I_{i+1}$)

- the effect of all instructions up to and including $I_i$ is totally complete
- no effect of any instruction after $I_i$ has taken place

The interrupt handler either aborts the program or restarts it at $I_{i+1}$.

Follows from the "contract" between the architect and the programmer ...
Precise Exceptions in Static Pipelines

Key observation: architected state only change in memory and register write stages.
Dynamic scheduling and exceptions ...

Key observation: Only the architected state needs to be precise, not the physical register state. So, we delay removing instructions from the reorder buffer until we are ready to “commit” to that state changing the architected registers.
Add completion logic to data path ...

Reorder Buffer

<table>
<thead>
<tr>
<th>Inst #</th>
<th>[...]</th>
<th>src #</th>
<th>src val</th>
<th>src #</th>
<th>src val</th>
<th>dest #</th>
<th>dest val</th>
</tr>
</thead>
<tbody>
<tr>
<td>6</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>7</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>[...]</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

From Memory

Load Unit

ALU #1

ALU #2

Store Unit

To Memory

Commit

ISA Registers
Final thought: Branch prediction required

Because so many stages between predict and result!

BP = Branch prediction. On IBM Power 5, quite complex ... uses a predictor to predict the best branch prediction algorithm!
Conclusions: Dynamic Scheduling

Three big ideas: register renaming, data-driven detection of RAW resolution, bus-based architecture.

Very complex, but enables many things: out-of-order execution, multiple issue, loop unrolling, etc.

Has saved architectures that have a small number of registers: IBM 360 floating-point ISA, Intel x86 ISA.