Problem 2.1: Cache Access-Time & Performance

Here is the completed Table 2.1-1 for 2.1.A and 2.1.B.

<table>
<thead>
<tr>
<th>Component</th>
<th>Delay equation (ps)</th>
<th>DM (ps)</th>
<th>SA (ps)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Decoder</td>
<td>200×(# of index bits) + 1000</td>
<td>Tag 3400</td>
<td>3000</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Data 3400</td>
<td>3000</td>
</tr>
<tr>
<td>Memory array</td>
<td>200×log₂(# of rows) + 200×log₂(# of bits in a row) + 1000</td>
<td>Tag 4217</td>
<td>4250</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Data 5000</td>
<td>5000</td>
</tr>
<tr>
<td>Comparator</td>
<td>200×(# of tag bits) + 1000</td>
<td></td>
<td>4000</td>
</tr>
<tr>
<td>N-to-1 MUX</td>
<td>500×log₂N + 1000</td>
<td></td>
<td>2500</td>
</tr>
<tr>
<td>Buffer driver</td>
<td>2000</td>
<td></td>
<td>2000</td>
</tr>
<tr>
<td>Data output driver</td>
<td>500×(associativity) + 1000</td>
<td></td>
<td>1500</td>
</tr>
<tr>
<td>Valid output driver</td>
<td>1000</td>
<td></td>
<td>1000</td>
</tr>
</tbody>
</table>

Table 2.1-1: Delay of each Cache Component

Problem 2.1.A

To use the delay equations, we need to know how many bits are in the tag and how many are in the index. We are given that the cache is addressed by word, and that input addresses are 32-bit byte addresses; the two low bits of the address are not used.

Since there are 8 (2³) words in the cache line, 3 bits are needed to select the correct word from the cache line.

In a 128 KB direct-mapped cache with 8 word (32 byte) cache lines, there are $4×2^{10} = 2^{12}$ cache lines (128KB/32B). 12 bits are needed to address $2^{12}$ cache lines, so the number of index bits is 12. The remaining 15 bits (32 – 2 – 3 – 12) are the tag bits.

We also need the number of rows and the number of bits in a row in the tag and data memories. The number of rows is simply the number of cache lines ($2^{12}$), which is the same for both the tag and the data memory. The number of bits in a row for the tag
memory is the sum of the number of tag bits (15) and the number of status bits (2), 17 bits total. The number of bits in a row for the data memory is the number of bits in a cache line, which is 256 (32 bytes × 8 bits/byte).

With 8 words in the cache line, we need an 8-to-1 MUX. Since there is only one data output driver, its associativity is 1.

Decoder (Tag) = 200 × (# of index bits) + 1000 = 200 × 12 + 1000 = 3400 ps
Decoder (Data) = 200 × (# of index bits) + 1000 = 200 × 12 + 1000 = 3400 ps

Memory array (Tag) = 200 × log₂(# of rows) + 200 × log₂(# bits in a row) + 1000
= 200 × log₂(2¹²) + 200 × log₂(17) + 1000 ≈ 4217 ps
Memory array (Data) = 200 × log₂(# of rows) + 200 × log₂(# bits in a row) + 1000
= 200 × log₂(2¹²) + 200 × log₂(256) + 1000 = 5000 ps

Comparator = 200 × (# of tag bits) + 1000 = 200 × 15 + 1000 = 4000 ps

N-to-1 MUX = 500 × log₂(N) + 1000 = 500 × log₂(8) + 1000 = 2500 ps

Data output driver = 500 × (associativity) + 1000 = 500 × 1 + 1000 = 1500 ps

To determine the critical path for a cache read, we need to compute the time it takes to go through each path in hardware, and find the maximum.

Time to tag output driver
= (tag decode time) + (tag memory access time) + (comparator time) + (AND gate time) + (valid output driver time)
≈ 3400 + 4217 + 4000 + 500 + 1000 = 13117 ps

Time to data output driver
= (data decode time) + (data memory access time) + (mux time) + (data output driver time)
= 3400 + 5000 + 2500 + 1500 = 12400 ps

The critical path is therefore the tag read going through the comparator. The access time is 13117 ps. At 150 MHz, it takes 0.013117 × 150, or 2 cycles, to do a cache access.

**Problem 2.1.B**

Access time: SA

As in 2.1.A, the low two bits of the address are not used, and 3 bits are needed to select the appropriate word from a cache line. However, now we have a 128 KB 4-way set associative cache. Since each way is 32 KB and cache lines are 32 bytes, there are $2^{10}$
lines in a way (32KB/32B) that are addressed by 10 index bits. The number of tag bits is then \(32 - 2 - 3 - 10\), or 17.

The number of rows in the tag and data memory is \(2^{10}\), or the number of sets. The number of bits in a row for the tag memory is now quadruple the sum of the number of tag bits (17) and the number of status bits (2), 76 bits total. The number of bits in a row for the data memory is twice the number of bits in a cache line, which is 1024 (\(4 \times 32 \text{ bytes} \times 8\) bits/byte).

As in 1.A, we need an 8-to-1 MUX. However, since there are now four data output drivers, the associativity is 4.

\[
\begin{align*}
\text{Decoder (Tag)} & = 200 \times (\# \text{ of index bits}) + 1000 = 200 \times 10 + 1000 = 3000 \text{ ps} \\
\text{Decoder (Data)} & = 200 \times (\# \text{ of index bits}) + 1000 = 200 \times 10 + 1000 = 3000 \text{ ps} \\
\text{Memory array (Tag)} & = 200 \times \log_2(\# \text{ of rows}) + 200 \times \log_2(\# \text{ bits in a row}) + 1000 \\
& = 200 \times \log_2(2^{10}) + 200 \times \log_2(76) + 1000 \approx 4250 \text{ ps} \\
\text{Memory array (Data)} & = 200 \times \log_2(\# \text{ of rows}) + 200 \times \log_2(\# \text{ bits in a row}) + 1000 \\
& = 200 \times \log_2(2^{10}) + 200 \times \log_2(1024) + 1000 = 5000 \text{ ps} \\
\text{Comparator} & = 200 \times (\# \text{ of tag bits}) + 1000 = 200 \times 17 + 1000 = 4400 \text{ ps} \\
\text{N-to-1 MUX} & = 500 \times \log_2(N) + 1000 = 500 \times \log_2(8) + 1000 = 2500 \text{ ps} \\
\text{Data output driver} & = 500 \times (\text{associativity}) + 1000 = 500 \times 4 + 1000 = 3000 \text{ ps} \\
\text{Time to valid output driver} & = (\text{tag decode time}) + (\text{tag memory access time}) + (\text{comparator time}) + (\text{AND gate time}) \\
& + (\text{OR gate time}) + (\text{valid output driver time}) \\
& = 3000 + 4250 + 4400 + 500 + 1000 + 1000 = 14150 \text{ ps} \\
\text{Time to get through data output driver through tag side} & = (\text{tag decode time}) + (\text{tag memory access time}) + (\text{comparator time}) + (\text{AND gate time}) \\
& + (\text{buffer driver time}) + (\text{data output driver}) \\
& = 3000 + 4250 + 4400 + 500 + 2000 + 3000 = 17150 \text{ ps} \\
\text{Time to get through data output driver through data side} & = (\text{data decode time}) + (\text{data memory access time}) + (\text{mux time}) + (\text{data output driver}) \\
& = 3000 + 5000 + 2500 + 3000 = 13500 \text{ ps} \\
\end{align*}
\]

From the above calculations, it’s clear that the critical path leading to the data output driver goes through the tag side.
The critical path for a read therefore goes through the tag side comparators, then through the buffer and data output drivers. The access time is 17150 ps. The main reason that the 4-way set associative cache is slower than the direct-mapped cache is that the data output drivers need the results of the tag comparison to determine which, if either, of the data output drivers should be putting a value on the bus. At 150 MHz, it takes $0.0175 \times 150$, or 3 cycles, to do a cache access.

It is important to note that the structure of cache we’ve presented here does not describe all the details necessary to operate the cache correctly. There are additional bits necessary in the cache which keep track of the order in which lines in a set have been accessed (for replacement). We’ve omitted this detail for sake of clarity.

**Problem 2.1.C**

<table>
<thead>
<tr>
<th>Address</th>
<th>L0</th>
<th>L1</th>
<th>L2</th>
<th>L3</th>
<th>L4</th>
<th>L5</th>
<th>L6</th>
<th>L7</th>
<th>Hit?</th>
</tr>
</thead>
<tbody>
<tr>
<td>110</td>
<td>inv</td>
<td>11</td>
<td>inv</td>
<td>inv</td>
<td>inv</td>
<td>inv</td>
<td>inv</td>
<td>no</td>
<td></td>
</tr>
<tr>
<td>136</td>
<td>13</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>no</td>
<td></td>
</tr>
<tr>
<td>202</td>
<td>20</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>no</td>
<td></td>
</tr>
<tr>
<td>1A3</td>
<td></td>
<td>1A</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>no</td>
<td></td>
</tr>
<tr>
<td>102</td>
<td>10</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>no</td>
<td></td>
</tr>
<tr>
<td>361</td>
<td></td>
<td>36</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>no</td>
<td></td>
</tr>
<tr>
<td>204</td>
<td>20</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>no</td>
<td></td>
</tr>
<tr>
<td>114</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>yes</td>
<td></td>
</tr>
<tr>
<td>1A4</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>yes</td>
<td></td>
</tr>
<tr>
<td>177</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>17</td>
<td>no</td>
<td></td>
</tr>
<tr>
<td>301</td>
<td>30</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>no</td>
<td></td>
</tr>
<tr>
<td>206</td>
<td>20</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>no</td>
<td></td>
</tr>
<tr>
<td>135</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>yes</td>
<td></td>
</tr>
</tbody>
</table>

**Miss-rate analysis**

<table>
<thead>
<tr>
<th>D-map</th>
<th>Line in Cache</th>
<th>Hit?</th>
</tr>
</thead>
<tbody>
<tr>
<td>Total Misses</td>
<td>10</td>
<td></td>
</tr>
<tr>
<td>Total Accesses</td>
<td>13</td>
<td></td>
</tr>
<tr>
<td>Address</td>
<td>4-way LRU</td>
<td>4-way FIFO</td>
</tr>
<tr>
<td>---------</td>
<td>----------</td>
<td>-----------</td>
</tr>
<tr>
<td>Hit?</td>
<td>4-way LRU</td>
<td>4-way FIFO</td>
</tr>
<tr>
<td>110</td>
<td>inv</td>
<td>inv</td>
</tr>
<tr>
<td>136</td>
<td>13</td>
<td>No</td>
</tr>
<tr>
<td>202</td>
<td>20</td>
<td>No</td>
</tr>
<tr>
<td>1A3</td>
<td>1A</td>
<td>No</td>
</tr>
<tr>
<td>102</td>
<td>10</td>
<td>No</td>
</tr>
<tr>
<td>361</td>
<td>36</td>
<td>No</td>
</tr>
<tr>
<td>204</td>
<td>Yes</td>
<td>204</td>
</tr>
<tr>
<td>114</td>
<td>Yes</td>
<td>114</td>
</tr>
<tr>
<td>1A4</td>
<td>Yes</td>
<td>1A4</td>
</tr>
<tr>
<td>177</td>
<td>17</td>
<td>No</td>
</tr>
<tr>
<td>301</td>
<td>30</td>
<td>No</td>
</tr>
<tr>
<td>206</td>
<td>Yes</td>
<td>206</td>
</tr>
<tr>
<td>135</td>
<td>Yes</td>
<td>135</td>
</tr>
</tbody>
</table>

**Total Misses**
- 4-way LRU: 8
- 4-way FIFO: 9

**Total Accesses**
- 4-way LRU: 13
- 4-way FIFO: 13
The miss rate for the direct-mapped cache is 10/13. The miss rate for the 4-way LRU set associative cache is 8/13.

The average memory access latency is (hit time) + (miss rate) × (miss time).

For the direct-mapped cache, the average memory access latency would be (2 cycles) + (10/13) × (20 cycles) = 17.38 ≈ 18 cycles.

For the LRU set associative cache, the average memory access latency would be (3 cycles) + (8/13) × (20 cycles) = 15.31 ≈ 16 cycles.

The set associative cache is better in terms of average memory access latency.

For the above example, LRU has a slightly smaller miss rate than FIFO. This is because the FIFO policy replaced the {20} block instead of the {10} block during the 12th access, because the {20} block has been in the cache longer even though the {10} was least recently used, whereas the LRU policy took advantage of temporal/spatial locality.
Problem 2.2: Pipelined Cache Access

Problem 2.2.A

Ben’s initial datapath design is shown below:

<table>
<thead>
<tr>
<th>I-Cache Address Decode</th>
<th>I-Cache Array Access</th>
<th>I-Cache Tag Check</th>
<th>Instruction Decode &amp; Register Fetch</th>
<th>Execute</th>
<th>D-Cache Address Decode</th>
<th>D-Cache Array Access</th>
<th>D-Cache Tag Check</th>
<th>Write-back</th>
</tr>
</thead>
</table>

Alyssa suggests combining the third and fourth stages, which would result in the following design (used in the MIPS R4000 processor discussed in Appendix A of the textbook):

<table>
<thead>
<tr>
<th>I-Cache Address Decode</th>
<th>I-Cache Array Access</th>
<th>I-Cache Tag Check, Instruction Decode &amp; Register Fetch</th>
<th>Execute</th>
<th>D-Cache Address Decode</th>
<th>D-Cache Array Access</th>
<th>D-Cache Tag Check</th>
<th>Write-back</th>
</tr>
</thead>
</table>

This scheme allows an instruction to read from the register file before it is known whether the instruction is valid. However, reading values from the register file does not affect processor state and thus does not affect the correctness of the program execution. If the tag check fails—meaning that the fetched instruction is invalid—the incorrect instruction can be replaced with a NOP in the Execute stage, and the processor can wait for the correct instruction to be brought into the I-cache.

That raises the question of whether Ben can similarly combine the data cache tag check stage with the write-back stage. Theoretically, the answer is yes, although the issues involved with combining these two stages make it highly impractical. Thus, both answers are acceptable—the important thing to consider is the reasoning used. Combining the last two stages would result in the following pipeline:

<table>
<thead>
<tr>
<th>I-Cache Address Decode</th>
<th>I-Cache Array Access</th>
<th>I-Cache Tag Check, Instruction Decode &amp; Register Fetch</th>
<th>Execute</th>
<th>D-Cache Address Decode</th>
<th>D-Cache Array Access</th>
<th>D-Cache Tag Check &amp; Write-back</th>
</tr>
</thead>
</table>

The obvious problem with this scheme is that a load instruction that misses in the data cache will write an incorrect value into the register file—therefore merging the stages does not work. This is correct. However, one can also argue that the scheme can be made to work by modifying the pipeline. This argument is based on the fact that even if a load instruction places incorrect data into a register, the load can re-execute and place the correct data into the register, overwriting the wrong value. As a side note, it should be pointed out that allowing processor state to be incorrectly updated in a machine which implements precise interrupts would not work without substantial hardware modifications. However, ignoring the issue of interrupts, there is a more fundamental issue with this approach. Ben’s pipeline currently has no means of correctly re-executing the load instruction. Simply flushing the pipeline on a data cache miss and restarting execution with the load instruction does not work because of the following type of instruction:

\[ \text{LW R1, 0(R1)} \]

If the load results in a D-cache miss, it will have overwritten the value in R1 before it re-executes, meaning that the incorrect address will be calculated the second time around. Another alternative is to store the address once it has been calculated in the Execute stage. This requires special address registers in each pipeline stage starting with D-Cache Address Decode. But another problem is the fact that cache access is pipelined, so a load in the write-back stage that has caused a D-cache miss has to be sent backwards in the pipeline (along with the correct address) in order to access the cache once the correct data has been fetched. This requires additional bypass paths in the processor. In general, speculatively updating processor state requires rollback mechanisms to be implemented. Backing up the pipeline is the approach used in the MIPS R4000 in the event of a data cache miss, but the tag check and write-back stages are separate.

**Problem 2.2.B**

Ben’s current design does not work for data writes because the tag needs to be checked before the cache is updated. One solution is to add a fourth stage which handles the actual write in the event of a cache hit. However, unless the cache can handle two simultaneous accesses, this scheme does not allow a store to be in this fourth stage at the same time that another memory operation is in the D-Cache Array Access stage. A better solution is to use a delayed write buffer as shown in lecture. The store data is written into the write buffer, and if a hit occurs in the D-Cache Tag Check stage, the data will be written into the cache at a later time (for example, when the next store instruction is processed)—the processor can continue execution as normal. This requires load instructions to check the write buffer as well as the cache to ensure that the correct value is read. With this scheme, a three-stage pipeline can be maintained for the data cache.
Problem 2.2.C

Ben’s final 8-stage pipeline is shown below:

<table>
<thead>
<tr>
<th>I-Cache Address</th>
<th>I-Cache Array</th>
<th>I-Cache Tag Check, Instruction Decode &amp; Register Fetch</th>
<th>Execute</th>
<th>D-Cache Address Decode</th>
<th>D-Cache Array Access</th>
<th>D-Cache Tag Check</th>
<th>Write-Back</th>
</tr>
</thead>
</table>

This pipeline uses direct-mapped instruction and data caches. Replacing these direct-mapped caches with set-associative caches could potentially reduce the miss rate, at a possible cost in hit time. However, a close examination of the pipeline and the diagram for a set-associative cache (seen in Problem 2.1.B) shows that the I-cache must be direct-mapped. For a set-associative cache, when a word is being read, the result of the tag check is used as an enable signal for the value being read. However, in the above pipeline, the instruction is needed at the beginning of the I-Cache Tag Check stage so that it can be decoded in parallel with the tag check. Thus, the I-cache must be direct-mapped.

For the data cache, the tag check occurs in its own stage. This makes it possible to use a set-associative cache, since the data for a load instruction isn’t needed until the beginning of the Write-Back stage. However, in practice this would probably be a bad idea, since the extra delay required to wait for the tag check before driving out the data might lengthen the clock period.

Problem 2.2.D

Pipelining the caches has a harmful effect on branches. If conditional branch instructions resolve in the Execute stage, then the processor’s branch delay is 3 cycles, as shown by the following example in which there are no delay-slot instructions and the datapath is fully-bypassed:

```
ADDI R1, R0, #1  
BEQ R1, R0, L1  
SUB R2, R3, R4  
L1: AND R5, R6, R7
```
Problem 2.2.E

Since a data cache access takes 3 cycles, it will take more cycles (as compared to the five-stage pipeline) to obtain the result of a load instruction. If an instruction depends on the load, a simple scheme is to wait until after the D-Cache Tag Check stage before bypassing the load value. This will ensure that the dependent instruction does not execute with incorrect data. An interlock can be used to implement this solution. If an instruction in the Instruction Decode stage needs to read the result of a load instruction that is either in the Execute, D-Cache Address Decode, D-Cache Array Access, or D-Cache Tag Check stages, then that dependent instruction will be stalled until the load reaches the Write-Back stage (at which point the load value will be bypassed to the Execute stage). This is illustrated by the below example.

LW R1, 0(R2)
ADD R3, R1, R2

As shown by the above resource usage diagram, the load delay for this scheme is 3 cycles.
Problem 2.2.F

Another alternative to waiting until after the D-Cache Tag Check stage before bypassing the load value is to bypass the value at the end of the D-Cache Array Access stage. If there is a tag mismatch, the processor will wait for the correct data to be brought into the cache; then it will re-execute the load and all of the instructions behind it in the pipeline. In order to implement this scheme, only the program counter of the load instruction needs to be saved in the event of a tag mismatch. The load instruction will be nullified (as well as instructions behind it in the pipeline). When the DataReady signal is asserted (indicating that the load data is now available in the cache), the processor can restart the load instruction and continue as normal. The benefit of this scheme is that the load delay is now reduced to 2 cycles.

Problem 2.3: Loop Ordering

Problem 2.3.A

Each element of the matrix can only be mapped to a particular cache location because the cache here is a Direct-mapped data cache. Matrix A has 64 columns and 128 rows. Since each row of matrix has 64 32-bit integers and each cache line can hold 8 words, each row of the matrix fits exactly into eight (64+8) cache lines as the following:

```
```

Loop A accesses memory sequentially (each iteration of Loop A sums a row in matrix A), an access to a word that maps to the first word in a cache line will miss but the next seven accesses will hit. Therefore, Loop A will only have compulsory misses (128x64+8 or 1024 misses).

The consecutive accesses in Loop B will use every eighth cache line (each iteration of Loop B sums a column in matrix A). Fitting one column of matrix A, we would need 128x8 or 1024 cache lines. However, our 4KB data cache with 32B cache line only has 128 cache lines. When Loop B accesses a column, all the data that the previous iteration might have brought in would have already been evicted. Thus, every access will cause a cache miss (64x128 or 8192 misses).
The number of cache misses for Loop A: \[1024\]

The number of cache misses for Loop B: \[8192\]

Problem 2.3.B

Since Loop A accesses memory sequentially, we can overwrite the cache lines that were previously brought in. Loop A will only require 1 cache line to run without any cache misses other than compulsory misses.

For Loop B to run without any cache misses other than compulsory misses, the data cache needs to have the capacity to hold one column of matrix A. Since the consecutive accesses in Loop B will use every eighth cache line and we have 128 elements in a matrix A column, Loop B requires \(128 \times 8\) or 1024 cache lines.

Data-cache size required for Loop A: \[1\] cache line(s)

Data-cache size required for Loop B: \[1024\] cache line(s)

Problem 2.3.C

Loop A still only has compulsory misses (\(128 \times 64 + 8\) or 1024 misses).

Because of the fully-associative data cache, Loop B now can fully utilize the cache and the consecutive accesses in Loop B will no longer use every eighth cache line. Fitting one column of matrix A, we now would only need 128 cache lines. Since 4KB data cache with 8-word cache lines has 128 cache lines, Loop B only has compulsory misses (\(128 \times (64 + 8)\) or 1024 misses).

The number of cache misses for Loop A: \[1024\]

The number of cache misses for Loop B: \[1024\]