The problem sets are intended to help you learn the material, and we encourage you to collaborate with other students and to ask questions in discussion sections and office hours to understand the problems. However, each student must turn in his own solution to the problems.

The problem sets also provide essential background material for the quizzes. The problem sets will be graded primarily on an effort basis, but if you do not work through the problem sets you are unlikely to succeed at the quizzes! We will distribute solutions to the problem sets on the day the problem sets are due to give you feedback. Homework assignments are due at the beginning of class on the due date. Late homework will not be accepted.
Problem 3.1: Superscalar Processor

Consider the out-of-order, superscalar CPU shown in the diagram. It has the following features:
  ○ Four fully-pipelined functional units: ALU, MEM, FADD, FMUL
  ○ Instruction Fetch and Decode Unit that renames and sends 2 instructions per cycle to the ROB (assume perfect branch prediction and no cache misses)
  ○ An unbounded length Reorder Buffer that can perform the following operations on every cycle:
    ○ Accept two instructions from the Instruction Fetch and Decode Unit
    ○ Dispatch an instruction to each functional unit including Data Memory
    ○ Let Writeback update an unlimited number of entries
    ○ Commit up to 2 instructions in-order
  ○ There is no bypassing or short circuiting. For example, data entering the ROB cannot be passed on to the functional units or committed in the same cycle.
Now consider the execution of the following program on this machine using:

I1  loop:  LD F2, 0(R2)
I2      LD F3, 0(R3)
I3      FMUL F4, F2, F3
I4      LD F2, 4(R2)
I5      LD F3, 4(R3)
I6      FMUL F5, F2, F3
I7      FMUL F6, F4, F5
I8      FADD F4, F4, F5
I9      FMUL F6, F4, F5
I10     FADD F1, F1, F6
I11     ADD R2, R2, 8
I12     ADD R3, R3, 8
I13     ADD R4, R4, -1
I14     BNEZ R4, loop

Problem 3.1.A

Fill in the renaming tags in the following two tables for the execution of instructions I1 to I10. Tags should not be reused.

**Instr #** | **Instruction** | **Dest** | **Src1** | **Src2**
---|---|---|---|---
I1 | LD F2, 0(R2) | T1 | R2 | 0 |
I2 | LD F3, 0(R3) | T2 | R3 | 0 |
I3 | FMUL F4, F2, F3 | | | |
I4 | LD F2, 4(R2) | | R2 | 4 |
I5 | LD F3, 4(R3) | | R3 | 4 |
I6 | FMUL F5, F2, F3 | | | |
I7 | FMUL F6, F4, F5 | | | |
I8 | FADD F4, F4, F5 | | | |
I9 | FMUL F6, F4, F5 | | | |
I10 | FADD F1, F1, F6 | | F1 | | |

Renaming table

<table>
<thead>
<tr>
<th>I1</th>
<th>I2</th>
<th>I3</th>
<th>I4</th>
<th>I5</th>
<th>I6</th>
<th>I7</th>
<th>I8</th>
<th>I9</th>
<th>I10</th>
</tr>
</thead>
<tbody>
<tr>
<td>R2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>R3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>F1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>F2</td>
<td>T1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>F3</td>
<td></td>
<td>T2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>F4</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>F5</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>F6</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Problem 3.1.B

Consider the execution of one iteration of the loop (I1 to I14). In the following diagram draw the data dependencies between the instructions after register renaming:

Problem 4.1.C

The attached table is a data structure to record the times when some activity takes place in the ROB. For example, one column records the time when an instruction enters ROB, while the last two columns record, respectively, the time when an instruction is dispatched to the FU’s and the time when results are written back to the ROB. This data structure has been designed to test your understanding of how a Superscalar machine functions.

Fill in the blanks in last two columns up to slot T13 (You may use the source columns for book keeping – no credit will be taken off for the wrong entries there).
<table>
<thead>
<tr>
<th>Slot</th>
<th>Instruction</th>
<th>Cycle instruction entered ROB</th>
<th>Argument 1</th>
<th>Argument 2</th>
<th>dst</th>
<th>Cycle dispatched</th>
<th>dst reg</th>
<th>Cycle written back to ROB</th>
</tr>
</thead>
<tbody>
<tr>
<td>T1</td>
<td>LD F2, 0(R2)</td>
<td>1</td>
<td>C</td>
<td>1</td>
<td>R2</td>
<td>1</td>
<td>F2</td>
<td>2</td>
</tr>
<tr>
<td>T2</td>
<td>LD F3, 0(R3)</td>
<td>1</td>
<td>C</td>
<td>1</td>
<td>R3</td>
<td>1</td>
<td>F3</td>
<td>3</td>
</tr>
<tr>
<td>T3</td>
<td>FMUL F4, F2, F3</td>
<td>2</td>
<td></td>
<td></td>
<td>F3</td>
<td>7</td>
<td>F4</td>
<td></td>
</tr>
<tr>
<td>T4</td>
<td>LD F2, 4(R2)</td>
<td>2</td>
<td>C</td>
<td>2</td>
<td>R2</td>
<td>7</td>
<td></td>
<td></td>
</tr>
<tr>
<td>T5</td>
<td>LD F3, 4(R3)</td>
<td>3</td>
<td>C</td>
<td>3</td>
<td>R3</td>
<td>7</td>
<td>F3</td>
<td></td>
</tr>
<tr>
<td>T6</td>
<td>FMUL F5, F2, F3</td>
<td>3</td>
<td></td>
<td></td>
<td></td>
<td>1</td>
<td>F5</td>
<td></td>
</tr>
<tr>
<td>T7</td>
<td>FMUL F6, F4, F5</td>
<td>4</td>
<td></td>
<td></td>
<td>F6</td>
<td>1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>T8</td>
<td>FADD F4, F4, F5</td>
<td>4</td>
<td></td>
<td></td>
<td>F4</td>
<td>1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>T9</td>
<td>FMUL F6, F4, F5</td>
<td>5</td>
<td></td>
<td></td>
<td>F6</td>
<td>1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>T10</td>
<td>FADD F1, F1, F6</td>
<td>5</td>
<td></td>
<td></td>
<td>F1</td>
<td>1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>T11</td>
<td>ADD R2, R2, 8</td>
<td>6</td>
<td>R2</td>
<td>6</td>
<td>C</td>
<td>6</td>
<td>R2</td>
<td></td>
</tr>
<tr>
<td>T12</td>
<td>ADD R3, R3, 8</td>
<td>6</td>
<td>R3</td>
<td>6</td>
<td>C</td>
<td>6</td>
<td>R3</td>
<td></td>
</tr>
<tr>
<td>T13</td>
<td>ADD R4, R4, -1</td>
<td>7</td>
<td>R4</td>
<td>7</td>
<td>C</td>
<td>7</td>
<td>R4</td>
<td></td>
</tr>
<tr>
<td>T14</td>
<td>BNEZ R4, loop</td>
<td>7</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Loop</td>
<td></td>
</tr>
<tr>
<td>T15</td>
<td>LD F2, 0(R2)</td>
<td>8</td>
<td>C</td>
<td>8</td>
<td>F2</td>
<td>10</td>
<td></td>
<td>14</td>
</tr>
<tr>
<td>T16</td>
<td>LD F3, 0(R3)</td>
<td>8</td>
<td>C</td>
<td>8</td>
<td>F3</td>
<td>11</td>
<td></td>
<td>15</td>
</tr>
<tr>
<td>T17</td>
<td>FMUL F4, F2, F3</td>
<td>9</td>
<td></td>
<td></td>
<td>F4</td>
<td>1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>T18</td>
<td>LD F2, 4(R2)</td>
<td>9</td>
<td>C</td>
<td>9</td>
<td>F2</td>
<td>1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>T19</td>
<td>LD F3, 4(R3)</td>
<td>10</td>
<td>C</td>
<td>10</td>
<td>F3</td>
<td>1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>T20</td>
<td>FMUL F5, F2, F3</td>
<td>10</td>
<td></td>
<td></td>
<td>F5</td>
<td>1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>T21</td>
<td>FMUL F6, F4, F5</td>
<td>11</td>
<td></td>
<td></td>
<td>F6</td>
<td>1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>T22</td>
<td>FADD F4, F4, F5</td>
<td>11</td>
<td></td>
<td></td>
<td>F4</td>
<td>1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>T23</td>
<td>FMUL F6, F4, F5</td>
<td>12</td>
<td></td>
<td></td>
<td>F6</td>
<td>1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>T24</td>
<td>FADD F1, F1, F6</td>
<td>12</td>
<td></td>
<td></td>
<td>F1</td>
<td>1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>T25</td>
<td>ADD R2, R2, 8</td>
<td>13</td>
<td>C</td>
<td>13</td>
<td>R2</td>
<td>1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>T26</td>
<td>ADD R3, R3, 8</td>
<td>13</td>
<td>C</td>
<td>13</td>
<td>R3</td>
<td>1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>T27</td>
<td>ADD R4, R4, -1</td>
<td>14</td>
<td>C</td>
<td>14</td>
<td>R4</td>
<td>1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>T28</td>
<td>BNEZ R4, loop</td>
<td>14</td>
<td>C</td>
<td>Loop</td>
<td></td>
<td>1</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Problem 3.1.D

Identify the instructions along the longest latency path in completing this iteration of the loop (up to instruction 13). Suppose we consider an instruction to have executed when its result is available in the ROB. How many cycles does this iteration take to execute?

Problem 3.1.E

Do you expect the same behavior, i.e., the same dependencies and the same number of cycles, for the next iteration? (You may use the slots from T15 onwards in the attached diagram for bookkeeping to answer this question). Please give a simple reason why the behavior may repeat, or identify a resource bottleneck or dependency that may preclude the repetition of the behavior.

Problem 3.1.F

Can you improve the performance by adding at most one additional memory port and a FP Multiplier? Explain briefly.

Yes / No

Problem 3.1.G

What is the minimum number of cycles needed to execute a typical iteration of this loop if we keep the same latencies for all the units but are allowed to use as many FUs and memory ports and are allowed to fetch and commit as many instructions as we want.
Problem 3.2: Register Renaming and Static vs. Dynamic Scheduling

The following MIPS code calculates the floating-point expression \( E = A \times B + C \times D \), where the addresses of \( A, B, C, D \), and \( E \) are stored in R1, R2, R3, R4, and R5, respectively:

\[
\begin{align*}
\text{L.S} & \quad F0, \ 0(\text{R1}) \\
\text{L.S} & \quad F1, \ 0(\text{R2}) \\
\text{MUL.S} & \quad F0, \ F0, \ F1 \\
\text{L.S} & \quad F2, \ 0(\text{R3}) \\
\text{L.S} & \quad F3, \ 0(\text{R4}) \\
\text{MUL.S} & \quad F2, \ F2, \ F3 \\
\text{ADD.S} & \quad F0, \ F0, \ F2 \\
\text{S.S} & \quad F0, \ 0(\text{R5})
\end{align*}
\]

Problem 3.2.A  
Simple Pipeline

Calculate the number of cycles this code sequence would take to execute (i.e., the number of cycles between the issue of the first load instruction and the issue of the final store, inclusive) on a simple in-order pipelined machine that has no bypassing. The datapath includes a load/store unit, a floating-point adder, and a floating-point multiplier. Assume that loads have a two-cycle latency, floating-point multiplication has a four-cycle latency and floating-point addition has a two-cycle latency. Write-back for floating-point registers takes one cycle. Also assume that all functional units are fully pipelined and ignore any write back conflicts. Give the number of cycles between the issue of the first load instruction and the issue of the final store, inclusive.

Problem 3.2.B  
Static Scheduling

Reorder the instructions in the code sequence to minimize the execution time. Show the new instruction sequence and give the number of cycles this sequence takes to execute on the simple in-order pipeline.

Problem 3.2.C  
Fewer Registers

Rewrite the code sequence, but now using only two floating-point registers. Optimize for minimum run-time. You may need to use temporary memory locations to hold intermediate values (this process is called register-spilling when done by a compiler). List the code sequence and give the number of cycles this takes to execute.
Problem 3.2.D  
Register renaming and dynamic scheduling

Calculate the effect of running the original code on a single-issue machine with register renaming and out-of-order issue. Ignore structural hazards apart from the single instruction decode per cycle. Show how the code is executed and give the number of cycles required. Compare it with results from optimized execution in 3.2.B.

Problem 3.2E  
Effect of Register Spills

Now calculate the effect of running code you wrote in 3.2.C on the single-issue machine with register renaming and out-of-order issue from 3.3.D. Compare the number of cycles required to execute the program. What are the differences in the program and/or architecture that change the number of cycles required to execute the program? You should assume that all load instructions before a store must issue before the store is issued, and load instructions after a store must wait for the store to issue.
Problem 3.3: Importance of Features

For the following snippets of code, select the single architectural feature that will *most* improve the performance of the code. Explain your choice, including description of why the other features will not improve performance as much and your assumptions about the machine design. The features you have to choose from are: out-of-order issue with renaming, branch prediction, and superscalar execution. Loads are marked whether they hit or miss in the cache.

Problem 3.3.A

```
ADD.D F0, F1, F8
ADD.D F2, F3, F8
ADD.D F4, F5, F8
ADD.D F6, F7, F8
```

Circle one:
- Out-of-Order Issue with Renaming
- Branch Prediction
- Superscalar

Problem 3.3.B

```
loop: ADD R3 R4 R0
       LD R4, 8(R4)  # cache hit
       BNEQZ R4, LOOP
```

Circle one:
- Out-of-Order Issue with Renaming
- Branch Prediction
- Superscalar
Problem Q3.3.C

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>LD R1 0(R2)</td>
<td>cache miss</td>
</tr>
<tr>
<td>ADD R2 R1 R1</td>
<td></td>
</tr>
<tr>
<td>LD R1 0(R3)</td>
<td>cache hit</td>
</tr>
<tr>
<td>LD R3 0(R4)</td>
<td>cache hit</td>
</tr>
<tr>
<td>ADD R3 R1 R3</td>
<td></td>
</tr>
<tr>
<td>ADD R1 R2 R3</td>
<td></td>
</tr>
</tbody>
</table>

Circle one:
- Out-of-Order Issue with Renaming
- Branch Prediction
- Superscalar
Problem 3.4: Out-of-order Machine Design

An out-of-order superscalar processor uses a unified physical register file for register renaming and also separates the reorder buffer from the instruction window. During decode, instructions are allocated a slot in the reorder buffer, have their registers renamed, and then are placed in the instruction window to await issue into execution.

**Part A)** Should the number of *reorder buffer entries* be greater than, equal to, or less than the number of *instruction window entries*? Explain.

**Part B)** Should the number of *reorder buffer entries* be greater than, equal to, or less than the number of *physical registers*? Explain.

**Part C)** Should the number of *instruction window entries* be greater than, equal to, or less than the number of *physical registers*? Explain.