Last time in Lecture 9

- Modern page-based virtual memory systems provide:
  - Translation, Protection, Virtual memory.
- Translation and protection information stored in page tables, held in main memory
- Translation and protection information cached in “translation-lookaside buffer” (TLB) to provide single-cycle translation+protection check in common case
- Virtual memory interacts with cache design
  - Physical cache tags require address translation before tag lookup, or use untranslated offset bits to index cache.
  - Virtual tags do not require translation before cache hit/miss determination, but need to be flushed or extended with ASID to cope with context swaps. Also, must deal with virtual address aliases (usually by disallowing copies in cache).
Complex Pipelining: Motivation

Pipelining becomes complex when we want high performance in the presence of:

- Long latency or partially pipelined floating-point units
- Memory systems with variable access time
- Multiple arithmetic and memory units

Floating-Point Unit (FPU)

- Much more hardware than an integer unit
  - Single-cycle FPU is a bad idea – why?
- Common to have several FPU’s
- Common to have different types of FPU’s: Fadd, Fmul, Fdiv, ...
- An FPU may be pipelined, partially pipelined or not pipelined
- To operate several FPU’s concurrently the FP register file needs to have more read and write ports
Functional Unit Characteristics

- **fully pipelined**
  - 1 cycle

- **partially pipelined**
  - 2 cycles

Functional units have internal pipeline registers

⇒ operands are latched when an instruction enters a functional unit
⇒ following instructions are able to write register file during a long-latency operation

---

Floating-Point ISA

- Interaction between floating-point datapath and integer datapath is determined by ISA

- **RISC-V ISA**
  - separate register files for FP and Integer instructions
    - the only interaction is via a set of move/convert instructions (some ISA’s don’t even permit this)
  - separate load/store for FPR’s and GPR’s but both use GPR’s for address calculation
  - FP compares write integer registers, then use integer branch
Realistic Memory Systems

Common approaches to improving memory performance:

- Caches - single cycle except in case of a miss
  ⇒ stall
- Banked memory - multiple memory accesses
  ⇒ bank conflicts
- split-phase memory operations (separate memory request from response), many in flight
  ⇒ out-of-order responses

Latency of access to the main memory is usually much greater than one cycle and often unpredictable

_Solving this problem is a central issue in computer architecture_

Issues in Complex Pipeline Control

- Structural conflicts at the execution stage if some FPU or memory unit is not pipelined and takes more than one cycle
- Structural conflicts at the write-back stage due to variable latencies of different functional units
- Out-of-order write hazards due to variable latencies of different functional units
- How to handle exceptions?
Complex In-Order Pipeline

- Delay writeback so all operations have same latency to W stage
  - Write ports never oversubscribed (one inst. in & one inst. out every cycle)
  - Stall pipeline on long latency operations, e.g., divides, cache misses
  - Handle exceptions in-order at commit point

How to prevent increased writeback latency from slowing down single cycle integer operations? **Bypassing**

In-Order Superscalar Pipeline

- Fetch two instructions per cycle; issue both simultaneously if one is integer/memory and other is floating point
- Inexpensive way of increasing throughput, examples include Alpha 21064 (1992) & MIPS R5000 series (1996)
- Same idea can be extended to wider issue by duplicating functional units (e.g. 4-issue UltraSPARC & Alpha 21164) but regfile ports and bypassing costs grow quickly
**Types of Data Hazards**

Consider executing a sequence of

\[ r_k \leftarrow r_i \text{ op } r_j \]

**Type of instructions**

**Data-dependence**

\[ r_3 \leftarrow r_1 \text{ op } r_2 \quad \text{Read-after-Write (RAW) hazard} \]

\[ r_5 \leftarrow r_3 \text{ op } r_4 \]

**Anti-dependence**

\[ r_3 \leftarrow r_1 \text{ op } r_2 \quad \text{Write-after-Read (WAR) hazard} \]

\[ r_1 \leftarrow r_4 \text{ op } r_5 \]

**Output-dependence**

\[ r_3 \leftarrow r_6 \text{ op } r_7 \quad \text{Write-after-Write (WAW) hazard} \]

**Register vs. Memory Dependence**

Data hazards due to register operands can be determined at the decode stage, but data hazards due to memory operands can be determined only after computing the effective address.

**Store:**

\[ M[r1 + \text{ disp1}] \leftarrow r2 \]

**Load:**

\[ r3 \leftarrow M[r4 + \text{ disp2}] \]

Does \((r1 + \text{ disp1}) = (r4 + \text{ disp2})\)?
Data Hazards: An Example

$\begin{align*}
I_1 & : \text{FDIV.D} & f_6, & f_6, & f_4 \\
I_2 & : \text{FLD} & & f_2, & 45(x3) \\
I_3 & : \text{FMUL.D} & f_0, & f_2, & f_4 \\
I_4 & : \text{FDIV.D} & f_8, & f_6, & f_2 \\
I_5 & : \text{FSUB.D} & f_{10}, & f_0, & f_6 \\
I_6 & : \text{FADD.D} & f_6, & f_8, & f_2
\end{align*}$

RAW Hazards
WAR Hazards
WAW Hazards

Instruction Scheduling

$\begin{align*}
I_1 & : \text{FDIV.D} & f_6, & f_6, & f_4 \\
I_2 & : \text{FLD} & & f_2, & 45(x3) \\
I_3 & : \text{FMULT.D} & f_0, & f_2, & f_4 \\
I_4 & : \text{FDIV.D} & f_8, & f_6, & f_2 \\
I_5 & : \text{FSUB.D} & f_{10}, & f_0, & f_6 \\
I_6 & : \text{FADD.D} & f_6, & f_8, & f_2
\end{align*}$

Valid orderings:
- in-order: $I_1 \rightarrow I_2 \rightarrow I_3 \rightarrow I_4 \rightarrow I_5 \rightarrow I_6$
- out-of-order: $I_2 \rightarrow I_1 \rightarrow I_3 \rightarrow I_4 \rightarrow I_5 \rightarrow I_6$
- out-of-order: $I_1 \rightarrow I_2 \rightarrow I_5 \rightarrow I_4 \rightarrow I_6$
Out-of-order Completion

In-order Issue

<p>| | | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>$I_1$</td>
<td>FDIV.D</td>
<td>f6,</td>
<td>f6,</td>
<td>f4</td>
<td>4</td>
</tr>
<tr>
<td>$I_2$</td>
<td>FLD</td>
<td>f2,</td>
<td>45(x3)</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>$I_3$</td>
<td>FMULT.D</td>
<td>f0,</td>
<td>f2,</td>
<td>f4</td>
<td>3</td>
</tr>
<tr>
<td>$I_4$</td>
<td>FDIV.D</td>
<td>f8,</td>
<td>f6,</td>
<td>f2</td>
<td>4</td>
</tr>
<tr>
<td>$I_5$</td>
<td>FSUB.D</td>
<td>f10,</td>
<td>f0,</td>
<td>f6</td>
<td>1</td>
</tr>
<tr>
<td>$I_6$</td>
<td>FADD.D</td>
<td>f6,</td>
<td>f8,</td>
<td>f2</td>
<td>1</td>
</tr>
</tbody>
</table>

in-order comp 1 2 1 2 3 4 3 5 4 6 5 6
out-of-order comp 1 2 2 3 1 4 3 5 4 6 6

Can we solve write hazards without equalizing all pipeline depths and without bypassing?
**When is it Safe to Issue an Instruction?**

Suppose a data structure keeps track of all the instructions in all the functional units. The following checks need to be made before the Issue stage can dispatch an instruction:

- Is the required function unit available?
- Is the input data available? ⇒ RAW?
- Is it safe to write the destination? ⇒ WAR? WAW?
- Is there a structural conflict at the WB stage?

---

**A Data Structure for Correct Issues**

*Keeps track of the status of Functional Units*

<table>
<thead>
<tr>
<th>Name</th>
<th>Busy</th>
<th>Op</th>
<th>Dest</th>
<th>Src1</th>
<th>Src2</th>
</tr>
</thead>
<tbody>
<tr>
<td>Int</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Mem</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Add1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Add2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Add3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Mult1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Mult2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Div</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

The instruction $i$ at the Issue stage consults this table:

- FU available? check the busy column
- RAW? search the dest column for $i$’s sources
- WAR? search the source columns for $i$’s destination
- WAW? search the dest column for $i$’s destination

An entry is added to the table if no hazard is detected; An entry is removed from the table after Write-Back.
Simplifying the Data Structure Assuming In-order Issue

Suppose the instruction is not dispatched by the Issue stage if a RAW hazard exists or the required FU is busy, and that operands are latched by functional unit on issue:

Can the dispatched instruction cause a
WAR hazard?

*NO: Operands read at issue*

WAW hazard?

*YES: Out-of-order completion*

---

Simplifying the Data Structure ...

- No WAR hazard
  - ⇒ no need to keep src1 and src2
- The Issue stage does not dispatch an instruction in case of a WAW hazard
  - ⇒ a register name can occur at most once in the dest column
- WP[reg#] : a bit-vector to record the registers for which writes are pending
  - These bits are set by the Issue stage and cleared by the WB stage
  - ⇒ Each pipeline stage in the FU's must carry the dest field and a flag to indicate if it is valid “the (we, ws) pair”
Scoreboard for In-order Issues

Busy[FU#] : a bit-vector to indicate FU’s availability.
(FU = Int, Add, Mult, Div)

These bits are hardwired to FU’s.

WP[reg#] : a bit-vector to record the registers for which writes are pending.

These bits are set by Issue stage and cleared by WB stage.

Issue checks the instruction (opcode dest src1 src2) against the scoreboard (Busy & WP) to dispatch

|---------------|-----------|------|-----------------------|------|--------------|------|----------|

Scoreboard Dynamics

<table>
<thead>
<tr>
<th>Functional Unit Status</th>
<th>Registers Reserved for Writes</th>
</tr>
</thead>
<tbody>
<tr>
<td>Int(1), Add(1), Mult(3), Div(4), WB</td>
<td>WB</td>
</tr>
<tr>
<td>t0 I1</td>
<td>f6, f6</td>
</tr>
<tr>
<td>t1 I2, f2</td>
<td>f6, f6, f2</td>
</tr>
<tr>
<td>t2</td>
<td>f6, f2, f6, f2</td>
</tr>
<tr>
<td>t3 I3</td>
<td>f0, f6, f6, f0</td>
</tr>
<tr>
<td>t4 I4</td>
<td>f0, f6, f6, f0</td>
</tr>
<tr>
<td>t5 I5</td>
<td>f0, f8, f0, f8</td>
</tr>
<tr>
<td>t6</td>
<td>f8, f0, f8, f10</td>
</tr>
<tr>
<td>t7 I7</td>
<td>f8, f8, f10</td>
</tr>
<tr>
<td>t8</td>
<td>f8, f8, f10</td>
</tr>
<tr>
<td>t9</td>
<td>f8, f8</td>
</tr>
<tr>
<td>t10 I9</td>
<td>f6, f6</td>
</tr>
<tr>
<td>t11</td>
<td>f6, f6, f6, f4</td>
</tr>
</tbody>
</table>

I1: FDIV.D f6, f6, f4
I2: FLD f2, 45(x3)
I3: FMULT.D f0, f2, f4
I4: FDIV.D f8, f6, f2
I5: FSUB.D f10, f0, f6
I6: FADD.D f6, f8, f2
In-Order Issue Limitations: an example

1. FLD f2, 34(x2) latency 1
2. FLD f4, 45(x3) long
3. FMULT.D f6, f4, f2 3
4. FSUB.D f8, f2, f2 1
5. FDIV.D f4, f2, f8 4
6. FADD.D f10, f6, f4 1

In-order: 1 (2,1) . . . . . 2 3 4 4 3 5 . . . 5 6 6

In-order issue restriction prevents instruction 4 from being dispatched

CS152 Administrivia

- Quiz 2, Tuesday March 5
  - Caches and Virtual memory L6 – L9, PS 2, Lab 2, readings
Out-of-Order Issue

- Issue stage buffer holds multiple instructions waiting to issue.
- Decode adds next instruction to buffer if there is space and the instruction does not cause a WAR or WAW hazard.
  - Note: WAR possible again because issue is out-of-order (WAR not possible with in-order issue and latching of input operands at functional unit)
- Any instruction in buffer whose RAW hazards are satisfied can be issued (for now at most one dispatch per cycle). On a write back (WB), new instructions may get enabled.

2/26/2013
CS152, Spring 2013

Issue Limitations: In-Order and Out-of-Order

<table>
<thead>
<tr>
<th></th>
<th>Instruction</th>
<th>Operands</th>
<th>In-Order Latency</th>
<th>Out-of-Order Latency</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>FLD</td>
<td>f2,</td>
<td>34(x2)</td>
<td>1</td>
</tr>
<tr>
<td>2</td>
<td>FLD</td>
<td>f4,</td>
<td>45(x3)</td>
<td>long</td>
</tr>
<tr>
<td>3</td>
<td>FMULT.D</td>
<td>f6,</td>
<td>f4, f2</td>
<td>3</td>
</tr>
<tr>
<td>4</td>
<td>FSUB.D</td>
<td>f8,</td>
<td>f2, f2</td>
<td>1</td>
</tr>
<tr>
<td>5</td>
<td>FDIV.D</td>
<td>f4,</td>
<td>f2, f8</td>
<td>4</td>
</tr>
<tr>
<td>6</td>
<td>FADD.D</td>
<td>f10,</td>
<td>f6, f4</td>
<td>1</td>
</tr>
</tbody>
</table>

In-order: 1 (2,1) 4 4 . 3 4 3 5 3 6 6 5 6 6 6
Out-of-order: 1 (2,1) 4 4 . 4 2 3 3 5 3 6 6 5 6 6

*Out-of-order execution did not allow any significant improvement!
How many instructions can be in the pipeline?

Which features of an ISA limit the number of instructions in the pipeline?

Out-of-order dispatch by itself does not provide any significant performance improvement!

---

Overcoming the Lack of Register Names

Floating Point pipelines often cannot be kept filled with small number of registers.

IBM 360 had only 4 floating-point registers

*Can a microarchitecture use more registers than specified by the ISA without loss of ISA compatibility?*

Robert Tomasulo of IBM suggested an ingenious solution in 1967 using on-the-fly register renaming
### Issue Limitations: In-Order and Out-of-Order

<table>
<thead>
<tr>
<th></th>
<th>Instruction</th>
<th>Register(s)</th>
<th>Latency</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>FLD</td>
<td>f2, f10</td>
<td>1</td>
</tr>
<tr>
<td>2</td>
<td>FLD</td>
<td>f4, f8</td>
<td>long</td>
</tr>
<tr>
<td>3</td>
<td>FMULT.D</td>
<td>f6, f2, f6</td>
<td>3</td>
</tr>
<tr>
<td>4</td>
<td>FSUB.D</td>
<td>f4, f2, f2</td>
<td>1</td>
</tr>
<tr>
<td>5</td>
<td>FDIV.D</td>
<td>f4', f2, f8</td>
<td>4</td>
</tr>
<tr>
<td>6</td>
<td>FADD.D</td>
<td>f10, f6, f4'</td>
<td>1</td>
</tr>
</tbody>
</table>

In-order: 1 (2,1) . . . . . . 2 3 4 4 3 5 . . . 5 6 6
Out-of-order: 1 (2,1) 4 4 5 . . . 2 (3,5) 3 6 6

Any antidependence can be eliminated by renaming.
(renaming ⇒ additional storage)
Can it be done in hardware? yes!

---

### Register Renaming

- Decode does register renaming and adds instructions to the issue-stage instruction reorder buffer (ROB)
  - renaming makes WAR or WAW hazards impossible
- Any instruction in ROB whose RAW hazards have been satisfied can be dispatched.
  - Out-of-order or dataflow execution
Renaming Structures

- Instruction template (i.e., tag t) is allocated by the Decode stage, which also associates tag with register in regfile.
- When an instruction completes, its tag is deallocated.

Reorder Buffer Management

- "exec" bit is set when instruction begins execution.
- When an instruction completes its "use" bit is marked free.
- ptr₂ is incremented only if the "use" bit is marked free.
- ROB managed circularly.

Instruction slot is candidate for execution when:
- It holds a valid instruction ("use" bit is set).
- It has not already started execution ("exec" bit is clear).
- Both operands are available (p₁ and p₂ are set).
Renaming & Out-of-order Issue

An example

Renaming table

<table>
<thead>
<tr>
<th>p</th>
<th>data</th>
</tr>
</thead>
<tbody>
<tr>
<td>f1</td>
<td>v1</td>
</tr>
<tr>
<td>f2</td>
<td>v1</td>
</tr>
<tr>
<td>f3</td>
<td>v2</td>
</tr>
<tr>
<td>f4</td>
<td>v3</td>
</tr>
<tr>
<td>f5</td>
<td>v3</td>
</tr>
<tr>
<td>f6</td>
<td>v4</td>
</tr>
<tr>
<td>f7</td>
<td>v4</td>
</tr>
<tr>
<td>f8</td>
<td>v4</td>
</tr>
</tbody>
</table>

data / t1

Reorder buffer

<table>
<thead>
<tr>
<th>Ins#</th>
<th>use</th>
<th>exec</th>
<th>op</th>
<th>p1</th>
<th>src1</th>
<th>p2</th>
<th>src2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>LD</td>
<td>2</td>
<td>0</td>
<td>2</td>
<td>3</td>
</tr>
<tr>
<td>2</td>
<td>1</td>
<td>0</td>
<td>LD</td>
<td>3</td>
<td>1</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>3</td>
<td>0</td>
<td>0</td>
<td>SUB</td>
<td>4</td>
<td>1</td>
<td>v1</td>
<td>v1</td>
</tr>
<tr>
<td>4</td>
<td>1</td>
<td>1</td>
<td>DIV</td>
<td>5</td>
<td>0</td>
<td>v1</td>
<td>0</td>
</tr>
</tbody>
</table>

- When are tags in sources replaced by data?
  Whenever an FU produces data
- When can a name be reused?
  Whenever an instruction completes

IBM 360/91 Floating-Point Unit

R. M. Tomasulo, 1967

Distribute instruction templates by functional units

store buffers (to memory)

Common bus ensures that data is made available immediately to all the instructions waiting for it. Match tag, if equal, copy value & set presence "p".
**Effectiveness?**

Renaming and Out-of-order execution was first implemented in 1969 in IBM 360/91 but did not show up in the subsequent models until mid-Nineties.

*Why?*

**Reasons**

1. Effective on a very small class of programs
2. Memory latency a much bigger problem
3. Exceptions not precise!

One more problem needed to be solved

*Control transfers*

---

**Acknowledgements**

- These slides contain material developed and copyright by:
  - Arvind (MIT)
  - Krste Asanovic (MIT/UCB)
  - Joel Emer (Intel/MIT)
  - James Hoe (CMU)
  - John Kubitowicz (UCB)
  - David Patterson (UCB)

- MIT material derived from course 6.823
- UCB material derived from course CS252