CS 152 Computer Architecture and Engineering
CS252 Graduate Computer Architecture

Lecture 1 - Introduction

Krste Asanovic
Electrical Engineering and Computer Sciences
University of California at Berkeley

http://people.eecs.berkeley.edu/~krste
http://inst.eecs.berkeley.edu/~cs152
What is Computer Architecture?

In its broadest definition, computer architecture is the design of the abstraction layers that allow us to implement information processing applications efficiently using available manufacturing technologies.
Abstraction Layers in Modern Systems

- Application
- Algorithm
- Programming Language
- Operating System/Virtual Machines
- Instruction Set Architecture (ISA)
- Microarchitecture
- Gates/Register-Transfer Level (RTL)
- Circuits
- Devices
- Physics

UCB EECS Courses
- CS170
- CS164
- CS162
- CS152/252
- EECS151/251
- EE143
Computing Devices Then...

EDSAC, University of Cambridge, UK, 1949
Computing Devices Now

- Sensor Nets
- Cameras
- Set-top boxes
- Media Players
- Laptops
- Servers
- Routers
- Games
- Robots
- Smart phones
- Automobiles
- Supercomputers
Architecture continually changing

Applications suggest how to improve technology, provide revenue to fund development

Improved technologies make new applications possible

Cost of software development makes compatibility a major force in market
Major Technology Generations

Calculations per Second per $1,000

Electromechanical
Relays
Vacuum Tubes
Bipolar
nMOS
pMOS
CMOS

Year

Moore's Law
The Fifth Paradigm

[from Kurzweil]
Single-Thread Processor Performance

40 years of Processor Performance

Performance vs. VAX-11/780

- 1980
- 1985
- 1990
- 1995
- 2000
- 2005
- 2010
- 2015

- Intel Core i7-6700K 4 cores, 4.2 GHz (boosts to 4.5 GHz)
- Intel Core i7-6700K 4 cores, 4.2 GHz (boosts to 4.2 GHz)
- Intel Xeon 4 cores, 3.3 GHz (boosts to 3.6 GHz)
- Intel Xeon 4 cores, 3.3 GHz (boosts to 3.6 GHz)
- Intel Xeon 4 cores, 3.6 GHz (boosts to 4.0 GHz)
- Intel Core i7 4 cores, 3.4 GHz (boosts to 3.8 GHz)
- Intel Xeon 6 cores, 3.3 GHz (boosts to 3.6 GHz)
- Intel Xeon 6 cores, 3.3 GHz (boosts to 3.6 GHz)
- Intel i7-7700K, 4.2 GHz (boosts to 4.5 GHz)
- Intel Core i7 Extreme 4 cores, 3.2 GHz (boosts to 3.5 GHz)
- Intel Core i7 Extreme 4 cores, 3.2 GHz (boosts to 3.5 GHz)
- Intel Core Duo Extreme 2 cores, 1.0 GHz
- Intel Core 2 Extreme 2 cores, 2.9 GHz
- AMD Athlon 64, 2.8 GHz
- AMD Athlon, 2.6 GHz
- Intel Xeon EE 3.2 GHz
- Intel D850EMVR motherboard Pentium 4 processor (with hyper-threading), 3.06 GHz
- IBM Power5, 1.3 GHz
- Intel VCB20 motherboard Pentium III processor, 1.0 GHz
- Professional Workstation XP1000 2126A, 667 MHz
- Digital AlphaServer 8400, 6575, 2126A, 575 MHz
- AlphaServer 4000 5/600 21164, 600 MHz
- Digital AlphaStation 5/550, 500 MHz
- Digital AlphaStation 5/300, 300 MHz
- Digital AlphaStation 4/266, 266 MHz
- IBM POWERstation 120, 150 MHz
- Digital 3000 aXP/500, 150 MHz
- HP 9000/750, 66 MHz
- IBM RS6000/540, 30 MHz
- MIPS M2000, 25 MHz
- MIPS M120, 16.7 MHz
- Sun 4/350, 10.7 MHz
- VAX-8700, 22 MHz
- VAX-11/785
- VAX-11/780, 5 MHz

[Hennessy & Patterson, 2017]
Upheaval in Computer Design

• Most of last 50 years, Moore’s Law ruled
  – Technology scaling allowed continual performance/energy improvements without changing software model

• Last decade, technology scaling slowed/stopped
  – Dennard (voltage) scaling over (supply voltage ~fixed)
  – Moore’s Law (cost/transistor) over?
  – No competitive replacement for CMOS anytime soon
  – Energy efficiency constrains everything

• No “free lunch” for software developers, must consider:
  – Parallel systems
  – Heterogeneous systems
Today’s Dominant Target Systems

• Mobile (smartphone/tablet)
  – >1 billion sold/year
  – Market dominated by ARM-ISA-compatible general-purpose processor in system-on-a-chip (SoC)
  – Plus sea of custom accelerators (radio, image, video, graphics, audio, motion, location, security, etc.)

• Warehouse-Scale Computers (WSCs)
  – 100,000’s cores per warehouse
  – Market dominated by x86-compatible server chips
  – Dedicated apps, plus cloud hosting of virtual machines
  – Now seeing increasing use of GPUs, FPGAs, custom hardware to accelerate workloads

• Embedded computing
  – Wired/wireless network infrastructure, printers
  – Consumer TV/Music/Games/Automotive/Camera/MP3
  – Internet of Things!
This Year: Combined CS152/CS252

- CS152/CS252 share lectures in 306 Soda, MW 2:30-4pm
  - but some slides marked as CS252 material only
- CS152/CS252 share two midterms (in class, 80 minutes each)
  - but some questions marked as CS152 only or CS252 only
- CS152/CS252 share problem sets

- CS152 has labs
- CS152 has discussion sections F 2-4pm, 3113 Etcheverry
- CS152 has final exam

- CS252 has paper readings with discussion in 405 Soda, M 4-5pm
- CS252 has course projects with final presentation/paper
CS152/CS252 Administrivia

Instructor: Prof. Krste Asanovic, krste@berkeley.edu
Office: 579 Soda Hall (inside ADEPT Lab)
Office Hours: Wed. 9:30-10:30AM (email to confirm), 579 Soda
T. A.s: Donggyu Kim, dgkim@berkeley OH: 2-3 Thu, 611 Soda
Howie Mao, zhemao@berkeley OH: 10-11 Tue, 611 Soda

Lectures: MW, 2:30-4PM, 306 Soda
252 Readings: M 4-5pm, 405 Soda (start 1/29)
152 Sections: F 2-4PM, 3113 Etcheverry (start 1/26)

Readings assigned from this edition, some readings available in older editions – see web page.

Web page: http://inst.eecs.berkeley.edu/~cs152
Lectures available online by noon before class
Piazza: http://piazza.com/berkeley/spring2018/cs152
CS152 Course Grading

• 15% Problem Sets
  – Intended to help you learn the material. Feel free to discuss with other students and instructors, but must turn in your own solutions. Grading based mostly on effort, but exams assume that you have worked through all problems. Solutions released after PSs handed in.

• 25% Labs
  – Labs use advanced full architectural simulators, including Amazon-hosted FPGA simulators of working RISC-V systems
  – Directed plus open-ended sections to each lab

• 60% Exams (two midterms plus final, 15%+15%+30%)
  – Closed-book, no calculators, no smartphones, no smartwatch, no laptops,...
  – Based on lectures, readings, problem sets, and labs
CS252 Course Grading

• 15% Problem Sets
  – Intended to help you learn the material. Feel free to discuss with other students and instructors, but must turn in your own solutions. Grading based mostly on effort, but exams assume that you have worked through all problems. Solutions released after PSs handed in.

• 15% Paper readings
  – Paper summaries, discussion participation

• 30% Exams (two midterms, 15%+15%)
  – Closed-book, no calculators, no smartphones, no smartwatch, no laptops,...
  – Based on lectures, readings, problem sets, and labs

• 40% Class Project
  – Substantial research project in pairs, with 10-page conference-style paper and class presentation
CS152/CS252 Crossovers

• Berkeley undergrads cannot take CS252 before CS152

• CS152 students can participate in 252 paper readings if room, but cannot submit responses
  • CS152 students can do a class project but won’t be graded
  • CS152 students welcome to attend 252 final project presentations

• CS252 students can take 152 labs but won’t be graded
  • CS252 students can attend 152 discussion sections if room
CS152 Labs

• Each lab has directed plus open-ended assignments

• Directed portion (2/7) is intended to ensure students learn main concepts behind lab
  – Each student must perform own lab and hand in their own lab report

• Open-ended assignment (5/7) is to allow you to show your creativity
  – Roughly a one-day “mini-project”
    » E.g., try an architectural idea and measure potential, negative results OK (if explainable!)
  – Students can work individually or in groups of two or three
  – Group open-ended lab reports must be handed in separately
  – Students can work in different groups for different assignments

• Lab reports must be readable English summaries – not dumps of log files!!!!!!
  – We will reward good reports, and penalize undecipherable reports
Class ISA is RISC-V

- RISC-V is a new free, simple, clean, extensible ISA we developed at Berkeley for education (61C/151/152/252) and research (ParLab/ASPIRE/ADEPT)
  - RISC-I/II, first Berkeley RISC implementations
  - Berkeley research machines SOAR/SPUR considered RISC-III/IV

- Both of the dominant ISAs (x86 and ARM) are too complex to use for teaching or research

- RISC-V has taken off commercially

- RISC-V Foundation manages standard riscv.org

- Now upstream support for many tools (gcc, Linux, FreeBSD, ...)

- Nvidia is using RISC-V in all future GPUs

- Western Digital is using RISC-V in all future products

- Govt. India selected RISC-V as national ISA
Chisel simulators

• Chisel is a new hardware description language we developed at Berkeley based on Scala
  – Constructing Hardware in a Scala Embedded Language
• Labs will use RISC-V processor simulators derived from Chisel processor designs
  – Gives you much more detailed information than other simulators
  – Can map to FPGA or real chip layout
• You need to learn some minimal Chisel in CS152, but we’ll make Chisel RTL source available so you can see all the details of our processors
• Can do lab projects based on modifying the Chisel RTL code if desired
Chisel Design Flow

1. Chisel Design Description
2. Chisel Compiler
   - FPGA Verilog
     - FPGA Tools
       - FPGA Emulation
   - ASIC Verilog
     - ASIC Tools
       - GDS Layout
Questions?
Computer Architecture:  
A Little History

Throughout the course we’ll use a historical narrative to help understand why certain ideas arose

Why worry about old ideas?

• Helps to illustrate the design process, and explains why certain decisions were taken

• Because future technologies might be as constrained as older ones

• Those who ignore history are doomed to repeat it
  – Every mistake made in mainframe design was also made in minicomputers, then microcomputers, where next?
Analog Computers

- Analog computer represents problem variables as some physical quantity (e.g., mechanical displacement, voltage on a capacitor) and uses scaled physical behavior to calculate results

Antikythera mechanism c.100BC

Wingtip vortices off Cesna tail in wind tunnel
Digital Computers

- Represent problem variables as numbers encoded using discrete steps
  - Discrete steps provide noise immunity
- Enables accurate and deterministic calculations
  - Same inputs give same outputs exactly
- Not constrained by physically realizable functions
- Programmable digital computers are CSx52 focus
Charles Babbage (1791-1871)

- Lucasian Professor of Mathematics, Cambridge University, 1828-1839
- A true “polymath” with interests in many areas
- Frustrated by errors in printed tables, wanted to build machines to evaluate and print accurate tables
- Inspired by earlier work organizing human “computers” to methodically calculate tables by hand
Difference Engine 1822

- Continuous functions can be approximated by polynomials, which can be computed from difference tables:

\[
  f(n) = n^2 + n + 41 \\
  d1(n) = f(n) - f(n-1) = 2n \\
  d2(n) = d1(n) - d1(n-1) = 2
\]

- Can calculate using only a single adder:

<table>
<thead>
<tr>
<th>n</th>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
</tr>
</thead>
<tbody>
<tr>
<td>d2(n)</td>
<td></td>
<td>2</td>
<td>2</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>d1(n)</td>
<td>2</td>
<td>4</td>
<td>6</td>
<td>8</td>
<td></td>
</tr>
<tr>
<td>f(n)</td>
<td>41</td>
<td>43</td>
<td>47</td>
<td>53</td>
<td>61</td>
</tr>
</tbody>
</table>
Realizing the Difference Engine

- Mechanical calculator, hand-cranked, using decimal digits
- Babbage did not complete the DE, moving on to the Analytical Engine (but used ideas from AE in improved DE 2 plan)
- Schuetz in Sweden completed working version in 1855, sold copy to British Government

- Modern day recreation of DE2, including printer, showed entire design possible using original technology
  - first at British Science Museum
  - copy at Computer History Museum in San Jose

[Geni, Creative Commons BY-SA 3.0 ]
Analytical Engine 1837

- Recognized as first general-purpose digital computer
  - Many iterations of the design (multiple Analytical Engines)
- Contains the major components of modern computers:
  - “Store”: Main memory where numbers and intermediate results were held (1,000 decimal words, 40-digits each)
  - “Mill”: Arithmetic unit where processing was performed including addition, multiplication, and division
  - Also supported conditional branching and looping, and exceptions on overflow (machine jams and bell rings)
  - Had a form of microcode (the “Barrel”)
- Program, input and output data on punched cards
- Instruction cards hold opcode and address of operands in store
  - 3-address format with two sources and one destination, all in store
- Branches implemented by mechanically changing order cards were inserted into machine
- Only small pieces were ever built
Analytical Engine Design Choices

- Decimal, because storage on mechanical gears
  – Babbage considered binary and other bases, but no clear advantage over human-friendly decimal
- 40-digit precision (equivalent to >133 bits)
  – To reduce impact of scaling given lack of floating-point hardware
- Used “locking” or mechanical amplification to overcome noise in transferring mechanical motion around machine
  – Similar to non-linear gain in digital electronic circuits
- Had a fast “anticipating” carry
  – Mechanical version of pass-transistor carry propagate used in CMOS adders (and earlier in relay adders)
Ada Lovelace (1815-1852)

- Translated lectures of Luigi Menabrea who published notes of Babbage’s lectures in Italy
- Lovelace considerably embellished notes and described Analytical Engine program to calculate Bernoulli numbers that would have worked if AE was built
  - The first program!
- Imagined many uses of computers beyond calculations of tables
- Was interested in modeling the brain
Early Programmable Calculators

- Analog computing was popular in first half of 20th century as digital computing was too expensive.
- But during late 30s and 40s, several programmable digital calculators were built (date when operational):
  - Atanasoff Linear Equation Solver (1939)
  - Zuse Z3 (1941)
  - Harvard Mark I (1944)
  - ENIAC (1946)
Atanasoff-Berry Linear Equation Solver (1939)

- Fixed-function calculator for solving up to 29 simultaneous linear equations
- Digital binary arithmetic (50-bit fixed-point words)
- Dynamic memory (rotating drum of capacitors)
- Vacuum tube logic for processing

In 1973, Atanasoff was credited as inventor of “automatic electronic digital computer” after patent dispute with Eckert and Mauchly (ENIAC)
Zuse Z3 (1941)

- Built by Konrad Zuse in wartime Germany using 2000 relays
- Had normalized floating-point arithmetic with hardware handling of exceptional values (+/- infinity, undefined)
  - 1-bit sign, 7-bit exponent, 14-bit significand
- 64 words of memory
- Two-stage pipeline 1) fetch&execute 2) writeback
- No conditional branch
- Programmed via paper tape

Replica of the Zuse Z3 in the Deutsches Museum, Munich
Harvard Mark I (1944)

- Proposed by Howard Aiken at Harvard, and funded and built by IBM
- Mostly mechanical with some electrically controlled relays and gears
- Weighed 5 tons and had 750,000 components
- Stored 72 numbers each of 23 decimal digits
- Speed: adds 0.3s, multiplies 6s, divide 15s, trig >1 minute
- Instructions on paper tape (2-address format)
- Could run long programs automatically
- Loops by gluing paper tape into loops
- No conditional branch
- Although mentioned Babbage in proposal, was more limited than analytical engine
ENIAC (1946)

- First electronic general-purpose computer
- Construction started in secret at UPenn Moore School of Electrical Engineering during WWII to calculate firing tables for US Army, designed by Eckert and Mauchly
- 17,468 vacuum tubes
- Weighed 30 tons, occupied 1800 sq ft, power 150kW
- Twelve 10-decimal-digit accumulators
- Had a conditional branch!
- Programmed by plugboard and switches, time consuming!
- Purely electronic instruction fetch and execution, so fast
  - 10-digit x 10-digit multiply in 2.8ms (2000x faster than Mark-1)
- As a result of speed, it was almost entirely I/O bound
- As a result of large number of tubes, it was often broken (5 days was longest time between failures)
ENIAC

Changing the program could take days!

[Public Domain, US Army Photo]
EDVAC

- ENIAC team started discussing stored-program concept to speed up programming and simplify machine design
- John von Neumann was consulting at UPenn and typed up ideas in “First Draft of a report on EDVAC”
- Herman Goldstine circulated the draft June 1945 to many institutions, igniting interest in the stored-program idea
  - But also, ruined chances of patenting it
  - Report falsely gave sole credit to von Neumann for the ideas
  - Maurice Wilkes was excited by report and decided to come to US workshop on building computers
- Later, in 1948, modifications to ENIAC allowed it to run in stored-program mode, but 6x slower than hardwired
  - Due to I/O limitations, this speed drop was not practically significant and improvement in productivity made it worthwhile
- EDVAC eventually built and (mostly) working in 1951
  - Delayed by patent disputes with university
Manchester University group build small-scale experimental machine to demonstrate idea of using cathode-ray tubes (CRTs) for computer memory instead of mercury delay lines

- Williams-Kilburn Tubes were first random access electronic storage devices
- 32 words of 32-bits, accumulator, and program counter
- Machine ran world’s first stored-program in June 1948
- Led to later Manchester Mark-1 full-scale machine
  - Mark-1 introduced index registers
  - Mark-1 commercialized by Ferranti

Williams-Kilburn Tube Store
Cambridge EDSAC (1949)

- Maurice Wilkes came back from workshop in US and set about building a stored-program computer in Cambridge
- EDSAC used mercury-delay line storage to hold up to 1024 words (512 initially) of 17 bits (+1 bit of padding in delay line)
- Two’s-complement binary arithmetic
- Accumulator ISA with self-modifying code for indexing
- David Wheeler, who earned the world’s first computer science PhD, invented the subroutine (“Wheeler jump”) for this machine
  - Users built a large library of useful subroutines
- UK’s first commercial computer, LEO-I (Lyons Electronic Office), was based on EDSAC, ran business software in 1951
  - Software for LEO was still running in the 1980s in emulation on ICL mainframes!
- EDSAC-II (1958) was first machine with microprogrammed control unit
Commercial computers: BINAC (1949) and UNIVAC (1951)

- Eckert and Mauchly left U.Penn after patent rights disputes and formed the Eckert-Mauchly Computer Corporation
- World’s first commercial computer was BINAC with two CPUs that checked each other
  - BINAC apparently never worked after shipment to first (only) customer
- Second commercial computer was UNIVAC
  - Used mercury delay-line memory, 1000 words of 12 alpha characters
  - Famously used to predict presidential election in 1952
  - Eventually 46 units sold at >$1M each
  - Often, mistakenly called the IBM UNIVAC
IBM 701 (1952)

- IBM’s first commercial scientific computer
- Main memory was 72 William’s Tubes, each 1Kib, for total of 2048 words of 36 bits each
  - Memory cycle time of 12µs
- Accumulator ISA with multiplier/quotient register
- 18-bit/36-bit numbers in sign-magnitude fixed-point
- Misquote from Thomas Watson Sr/Jr:
  “I think there is a world market for maybe five computers”
- Actually TWJr said at shareholder meeting:
  “as a result of our trip [selling the 701], on which we expected to get orders for five machines, we came home with orders for 18.”
IBM 650 (1953)

- The first mass-produced computer
- Low-end system with drum-based storage and digit serial ALU
- Almost 2,000 produced
IBM 650 Architecture

Magnetic Drum (1,000 or 2,000 10-digit decimal words)

Active instruction (including next program counter)

Digit-serial ALU

[From 650 Manual, © IBM]
IBM 650 Instruction Set

- Address and data in 10-digit decimal words
- Instructions encode:
  - Two-digit opcode encoded 44 instructions in base instruction set, expandable to 97 instructions with options
  - Four-digit data address
  - Four-digit next instruction address
    - Programmer’s arrange code to minimize drum latency!
- Special instructions added to compare value to all words on track
Early Instruction Sets

- Very simple ISAs, mostly single-address accumulator-style machines, as high-speed circuitry was expensive
  - Based on earlier “calculator” model
- Over time, appreciation of software needs shaped ISA
- Index registers (Kilburn, Mark-1) added to avoid need for self-modifying code to step through array
- Over time, more index registers were added
- And more operations on the index registers
- Eventually, just provide general-purpose registers (GPRs) and orthogonal instruction sets
- But some other options explored…
Burrough’s B5000 Stack Architecture: Robert Barton, 1960

- Hide instruction set completely from programmer using high-level language (ALGOL)
- Use stack architecture to simplify compilation, expression evaluation, recursive subroutine calls, interrupt handling,...
Evaluation of Expressions

\[
\frac{(a + b * c)}{(a + d * c - e)}
\]

**Reverse Polish**

```
abcb*+ad*+c--/
```

**Evaluation Stack**

```
b * c
```

```
a
```
Evaluation of Expressions

\[(a + b \times c) / (a + d \times c - e)\]

Reverse Polish

\[a b c * + a d c * + e - /\]

Evaluation Stack

\[a + b \times c\]
IBM’s Big Bet: 360 Architecture

- By early 1960s, IBM had several incompatible families of computer:
  - 701 → 7094
  - 650 → 7074
  - 702 → 7080
  - 1401 → 7010

- Each system had its own
  - Instruction set
  - I/O system and secondary storage (magnetic tapes, drums and disks)
  - assemblers, compilers, libraries,...
  - market niche (business, scientific, real time, ...)
IBM 360 : Design Premises
Amdahl, Blaauw and Brooks, 1964

- The design must lend itself to growth and successor machines
- General method for connecting I/O devices
- Total performance - answers per month rather than bits per microsecond ⇒ programming aids
- Machine must be capable of supervising itself without manual intervention
- Built-in hardware fault checking and locating aids to reduce down time
- Simple to assemble systems with redundant I/O devices, memories etc. for fault tolerance
- Some problems required floating-point larger than 36 bits
1. The performance advantage of push-down stack organization is derived from the presence of fast registers and not the way they are used.

2. “Surfacing” of data in stack which are “profitable” is approximately 50% because of constants and common subexpressions.

3. Advantage of instruction density because of implicit addresses is equaled if short addresses to specify registers are allowed.


5. Recursive subroutine advantage can be realized only with the help of an independent stack for addressing.

6. Fitting variable-length fields into fixed-width word is awkward.
IBM 360: A General-Purpose Register (GPR) Machine

- Processor State
  - 16 General-Purpose 32-bit Registers
    - may be used as index and base register
    - Register 0 has some special properties
  - 4 Floating Point 64-bit Registers
  - A Program Status Word (PSW)
    - PC, Condition codes, Control flags

- A 32-bit machine with 24-bit addresses
  - But no instruction contains a 24-bit address!

- Data Formats
  - 8-bit bytes, 16-bit half-words, 32-bit words, 64-bit double-words

*The IBM 360 is why bytes are 8-bits long today!*
**IBM 360: Initial Implementations**

<table>
<thead>
<tr>
<th></th>
<th>Model 30</th>
<th>...</th>
<th>Model 70</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Storage</strong></td>
<td>8K - 64 KB</td>
<td></td>
<td>256K - 512 KB</td>
</tr>
<tr>
<td><strong>Datapath</strong></td>
<td>8-bit</td>
<td></td>
<td>64-bit</td>
</tr>
<tr>
<td><strong>Circuit Delay</strong></td>
<td>30 nsec/level</td>
<td></td>
<td>5 nsec/level</td>
</tr>
<tr>
<td><strong>Local Store</strong></td>
<td>Main Store</td>
<td></td>
<td>Transistor Registers</td>
</tr>
<tr>
<td><strong>Control Store</strong></td>
<td>Read only 1µsec</td>
<td></td>
<td>Conventional circuits</td>
</tr>
</tbody>
</table>

**IBM 360 instruction set architecture (ISA) completely hid the underlying technological differences between various models.**

**Milestone: The first true ISA designed as portable hardware-software interface!**

**With minor modifications it still survives today!**
IBM Mainframes survive until today
[z14, 2017, 14nm technology, 17 layers of metal, 696 sq mm]

z14 processor design summary

<table>
<thead>
<tr>
<th>Micro-Architecture</th>
<th>Architecture</th>
<th>Accelerators</th>
</tr>
</thead>
<tbody>
<tr>
<td>• 10 cores per CP-chip</td>
<td>• PauseLess Garbage Collection</td>
<td>• Redesigned in-core crypto-accelerator</td>
</tr>
<tr>
<td>• 5.2GHz</td>
<td>• Vector Single &amp; Quad precision</td>
<td>• Improved performance</td>
</tr>
<tr>
<td>• Cache Improvements:</td>
<td>• Long-multiply support (RSA, ECC)</td>
<td>• New functions (GCM, TRNG, SHA3)</td>
</tr>
<tr>
<td>• 128KB I$ + 128KB D$</td>
<td>• Register-to-register BCD arithmetic</td>
<td></td>
</tr>
<tr>
<td>• 2x larger L2 D$ (4MB)</td>
<td></td>
<td>• Optimized in-core compression accelerator</td>
</tr>
<tr>
<td>• 2x larger L3 Cache</td>
<td></td>
<td>• Improved start/stop latency</td>
</tr>
<tr>
<td>• symbol ECC</td>
<td></td>
<td>• Huffman encoding for better compression ratio</td>
</tr>
<tr>
<td>• New translation &amp; TLB design</td>
<td></td>
<td>• Order-preserving compression</td>
</tr>
<tr>
<td>• Logical-tagged L1 directory</td>
<td></td>
<td></td>
</tr>
<tr>
<td>• Pipelined 2\textsuperscript{nd} level TLB</td>
<td></td>
<td></td>
</tr>
<tr>
<td>• Multiple translation engines</td>
<td></td>
<td></td>
</tr>
<tr>
<td>• Pipeline Optimizations</td>
<td></td>
<td></td>
</tr>
<tr>
<td>• Improved instruction delivery</td>
<td></td>
<td></td>
</tr>
<tr>
<td>• Faster branch wakeup</td>
<td></td>
<td></td>
</tr>
<tr>
<td>• Improved store hazard avoidance</td>
<td></td>
<td></td>
</tr>
<tr>
<td>• 2x double-precision FPU bandwidth</td>
<td></td>
<td></td>
</tr>
<tr>
<td>• Optimized 2\textsuperscript{nd} generation SMT2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>• Better Branch Prediction</td>
<td></td>
<td></td>
</tr>
<tr>
<td>• 33% Larger BTB1 &amp; BTB2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>• New Perceptron &amp; Simple Call/Return Predictor</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
And in conclusion ...

- Computer Architecture >> ISAs and RTL
- CSx52 is about interaction of hardware and software, and design of appropriate abstraction layers
- Computer architecture is shaped by technology and applications
  - History provides lessons for the future
- Computer Science at the crossroads from sequential to parallel computing
  - Salvation requires innovation in many fields, including computer architecture
- Read Chapter 1 & Appendix A for next time! (5th edition)
Acknowledgements

• These slides contain material developed and copyright by:
  – Arvind (MIT)
  – Krste Asanovic (MIT/UCB)
  – Joel Emer (Intel/MIT)
  – James Hoe (CMU)
  – John Kubiatowicz (UCB)
  – David Patterson (UCB)

• MIT material derived from course 6.823
• UCB material derived from course CS252