CS162 Operating Systems and Systems Programming Lecture 14

Caching and **Demand** Paging

October 19, 2005 Prof. John Kubiatowicz http://inst.eecs.berkeley.edu/~cs162

Review: Memory Hierarchy of a Modern Computer System

- Take advantage of the principle of locality to:
 - Present as much memory as in the cheapest technology
 - Provide access at speed offered by the fastest technology



Review: A Summary on Sources of Cache Misses

- · Compulsory (cold start or process migration, first reference): first access to a block
 - "Cold" fact of life: not a whole lot you can do about it
 - Note: If you are going to run "billions" of instruction, Compulsory Misses are insignificant
- Capacity:
 - Cache cannot contain all blocks access by the program
 - Solution: increase cache size
- Conflict (collision):
 - Multiple memory locations mapped to the same cache location
 - Solution 1: increase cache size
 - Solution 2: increase associativity
- Coherence (Invalidation): other process (e.g., I/O) updates memory 10/19/05 Kubiatowicz CS162 ©UCB Fall 2005 Lec 14.3

Review: Where does a Block Get Placed in a Cache?



Kubiatowicz CS162 ©UCB Fall 2005

Review: Other Caching Questions Goals for Today • What line gets replaced on cache miss? Finish discussion of TLBs - Easy for Direct Mapped: Only one possibility Concept of Paging to Disk - Set Associative or Fully Associative: Page Faults and TLB Faults » Random · Precise Interrupts » LRU (Least Recently Used) Page Replacement Policies • What happens on a write? - Write through: The information is written to both the cache and to the block in the lower-level memory - Write back: The information is written only to the block in the cache » Modified cache block is written to main memory only when it is replaced » Question is block clean or dirty? Note: Some slides and/or pictures in the following are adapted from slides ©2005 Silberschatz, Galvin, and Gagne 10/19/05 Kubiatowicz CS162 ©UCB Fall 2005 Lec 14.5 10/19/05 Kubiatowicz CS162 ©UCB Fall 2005 Lec 14.6

Quick Aside: Protection without Hardware

- Does protection require hardware support for translation and dual-mode behavior?
 - No: Normally use hardware, but anything you can do in hardware can also do in software (possibly expensive)
- Protection via Strong Typing
 - Restrict programming language so that you can't express program that would trash another program
 - Loader needs to make sure that program produced by valid compiler or all bets are off
 - Example languages: LISP, Ada, Modula-3 and Java
- Protection via software fault isolation:
 - Language independent approach: have compiler generate object code that provably can't step out of bounds
 - » Compiler puts in checks for every "dangerous" operation (loads, stores, etc). Again, need special loader.
 - » Alternative, compiler generates "proof" that code cannot do certain things (Proof Carrying Code)

- Or: use virtual machine to guarantee safe behavior (loads and stores recompiled on fly to check bounds) 10/19/05 Kubiatowicz C5162 @UCB Fall 2005 Lec 14.7

Caching Applied to Address Translation



- Instruction accesses spend a lot of time on the same page (since accesses sequential)
- Stack accesses have definite locality of reference
- Data accesses have less page locality, but still some...
- Can we have a TLB hierarchy?

- Sure: multiple levels at different sizes/speeds 10/19/05 Kubiatowicz CS162 ©UCB Fall 2005

TLB organization

- How big does TLB actually have to be?
 - Usually small: 128-512 entries
 - -Not very big, can support higher associativity
- TLB usually organized as fully-associative cache
 - Lookup is by Virtual Address
 - Returns Physical Address + other info
- What happens when fully-associative is too slow?
 - -Put a small (4-16 entry) direct-mapped cache in front
 - Called a "TLB Slice"
- Example for MIPS R3000:

Virtual Address	Physical Address	Dirty	Ref	Valid	Access	ASID
0xFA00	0x0003	Y	Ν	Y	R/W	34
0x0040	0x0010	N	Y	Y	R	0
0x0041	0x0011	Ν	Y	Y	R	0

10/19/05

```
Kubiatowicz CS162 ©UCB Fall 2005
```

Example: R3000 pipeline includes TLB "stages"

MIPS R3000 Pipeline

Inst F	etch	Dcd/	/ Reg	ALU / E.A		Memory	Write Reg
TLB	I-Cac	he	RF	Operation			WB
				E.A.	TLB	D-Cache	

TLB

64 entry, on-chip, fully associative, software TLB fault handler

Virtual Address Space

[ASID	ΠΤ	V. Page Number	Offset]	
- -	6	<u> </u>	20	12		
	0x: 10(10 ⁻ 11:	x Use 0 Ker 1 Ker x Ker	r segment (caching l nel physical space, c nel physical space, u nel virtual space	based on PT/TL cached Incached	B entry)	
	Allow	s cor	ntext switching amon	g		
	64 us	er pro	ocesses without TLB	flush		
10/19/05			Kubiatowicz	z CS162 ©UCB	Fall 2005	Lec 14.10

Reducing translation time further

• As described, TLB lookup is in serial with cache lookup:



Machines with TLBs go one step further: they overlap TLB lookup with cache access.

- Works because offset available early

Lec 14.9

Overlapping TLB & Cache Access



Administrivia

- Exam is graded: grades should be in glookup! - Average: 71.2
 - Standard Dev: 12.3
 - Min: 23, Max: 96
- Make sure to come to sections!
 - There will be a lot of information about the projects that I cannot cover in class
 - Also supplemental information and detail that we don't have time for in class
- One more comment on Problem 3 (and multithreading in aeneral):
 - You should be able to execute things serially! I.e. code should work if there is only one thread!

 - Final Code works if only one thread!:

```
void Enqueue(Object newobject) {
      QueueEntry newEntry = new QueueEntry(newobject);
      QueueEntry oldTail = AtomicSwap(tail, newEntry);
      oldTail.next = newEntry;
}
```

Demand Paging

- Modern programs require a lot of physical memory
 - Memory per system growing faster than 25%-30%/year
- But they don't use all their memory all of the time
 - 90-10 rule: programs spend 90% of their time in 10% of their code
 - Wasteful to require all of user's code to be in memory
- Solution: use main memory as cache for disk





Kubiatowicz CS162 ©UCB Fall 2005

- Disk is larger than physical memory \Rightarrow
 - In-use virtual memory can be bigger than physical memory
 - Combined memory of running processes much larger than physical memory
 - » More programs fit into memory, allowing more concurrency
- Principle: Transparent Level of Indirection (page table) - supports flexible placement of physical data
 - » Data could be on disk or somewhere across network
 - variable location of data transparent to user program » Performance issue, not correctness issue

Demand Paging is Caching

- Since Demand Paging is Caching, must ask:
 - What is block size?
 - » 1 page
 - What is organization of this cache (i.e. direct-mapped. set-associative, fully-associative)?
 - » Fully associative: arbitrary virtual—physical mapping
 - How do we find a page in the cache when look for it? » First check TLB, then page-table traversal
 - What is page replacement policy? (i.e. LRU, Random...) » This requires more explanation... (kinda LRU)
 - What happens on a miss?
 - » Go to lower level to fill miss (i.e. disk)
 - What happens on a write? (write-through, write back) » Definitely write-back. Need dirty bit!

10/19/05

Lec 14,13

10/19/05

Review: What is in a PTF?

• What is in a Page Table Entry (or PTE)? • PTE helps us implement demand paging - Pointer to next-level page table or to actual page - Permission bits: valid, read-only, read-write, write-only • Example: Intel x86 architecture PTE: it on disk when necessary - Address same format previous slide (10, 10, 12-bit offset) - Intermediate page tables called "Directories" » Resulting trap is a "Page Fault" Page Frame Number Free 0 - What does OS do on a Page Fault?: (Physical Page Number) (OS)31-12 11-9 8 7 6 5 4 3 2 1 0 » Choose an old page to replace P: Present (same as "valid" bit in other architectures) W: Writeable » Load new page into memory from disk U: User accessible PWT: Page write transparent: external cache write-through PCD: Page cache disabled (page cannot be cached) A: Accessed: page has been accessed recently D: Dirty (PTE only): page has been modified recently another process from ready queue L: L=1⇒4MB page (directory only). » Suspended process sits on wait queue Bottom 22 bits of virtual address serve as offset Kubiatowicz C5162 ©UCB Fall 2005 Kubiatowicz CS162 ©UCB Fall 2005 10/19/05 Lec 14,17 10/19/05

Software-Loaded TLB

- MIPS/Snake/Nachos TLB is loaded by software
 - High TLB hit rate \Rightarrow ok to trap to software to fill the TLB, even if slower
 - Simpler hardware and added flexibility: software can maintain translation tables in whatever convenient format
- How can a process run without access to page table?
 - Fast path (TLB hit with valid=1):
 - » Translation to physical page done by hardware
 - Slow path (TLB hit with valid=0 or TLB miss) » Hardware receives a "TLB Fault"
 - What does OS do on a TLB Fault?
 - » Traverse page table to find appropriate PTE
 - » If valid=1, load page table entry into TLB, continue thread
 - » If valid=0, perform "Page Fault" detailed previously
 - » Continue thread
- Everything is transparent to the user process:
 - It doesn't know about paging to/from disk
- It doesn't even know about software TLB handling 8/05 Kubiatowicz C5162 ©UCB Fall 2005 Lec 14.19 10/19/05

Demand Paging Mechanisms

- Valid \Rightarrow Page in memory, PTE points at physical page - Not Valid \Rightarrow Page not in memory; use info in PTE to find • Suppose user references page with invalid PTE? - Memory Management Unit (MMU) traps to OS » If old page modified ("D=1"), write contents back to disk » Change its PTE and any cached TLB to be invalid » Update page table entry, invalidate TLB for new entry » Continue thread from original faulting location - TLB for new page will be loaded when thread continued! - While pulling pages off disk for one process, OS runs Lec 14,18

Transparent Exceptions



- How to transparently restart faulting instructions? - Could we just skip it?
 - » No: need to perform load or store after reconnecting physical page
- Hardware must help out by saving:
 - Faulting instruction and partial state
 - » need to know which instruction caused fault
 - » Is single PC sufficient to identify faulting position????
 - Processor State: sufficient to restart user thread
 - » Save/restore registers, stack, etc.
- What if an instruction has side-effects? Kubiatowicz CS162 ©UCB Fall 2005 10/19/05

Lec 14,20

Consider weird things that can happen

	•
 What if an instruction has side effects? Options: > Unwind side-effects (easy to restart) > Finish off side-effects (messy!) Example 1: mov (sp)+,10 > What if page fault occurs when write to stack pointer? > Did sp get incremented before or after the page fault? Example 2: strcpy (r1), (r2) > Source and destination overlap: can't unwind in principle! > IBM S/370 and VAX solution: execute twice - once read-only What about "RISC" processors? For instance delayed branches? > Example: bne somewhere ld r1, (sp) > Precise exception state consists of two PCs: PC and nPC - Delayed exceptions: > Example: div r1, r2, r3 ld r1, (sp) > What if takes many cycles to discover divide by zero, 	 Precise ⇒ state of the machine is preserved as if program executed up to the offending instruction All previous instructions completed Offending instruction and all following instructions act as if they have not even started Same system code will work on different implementations Difficult in the presence of pipelining, out-of-order execution, MIPS takes this position Imprecise ⇒ system software has to figure out what is where and put it all back together Performance goals often lead designers to forsake precise interrupts system software developers, user, markets etc. usually wish they had not done this
10/19/05 DUT 1000 nas aireaay caused page Tault? Kubiatowicz C5162 ©UCB Fall 2005 Lec 14.21	10/19/05 Kubiatowicz CS162 ©UCB Fall 2005 Lec 14.22

Page Replacement Policies

- Why do we care about Replacement Policy?
 - Replacement is an issue with any cache
 - Particularly important with pages
 - » The cost of being wrong is high: must go to disk
 - » Must keep important pages in memory, not toss them out
- What about MIN?
 - Replace page that won't be used for the longest time
 - Great, but can't really know future...
 - Makes good comparison case, however
- What about RANDOM?
 - Pick random page for every replacement
 - Typical solution for TLB's. Simple hardware
 - Pretty unpredictable makes it hard to make real-time guarantees
- What about FIFO?
 - Throw out oldest page. Be fair let every page live in memory for same amount of time.
 - Bad, because throws out heavily used pages instead of infrequently used pages

10/19/05

Kubiatowicz CS162 ©UCB Fall 2005

Lec 14.23

Replacement Policies (Con't)

Precise Exceptions

- What about LRU?
 - Replace page that hasn't been used for the longest time
 - Programs have locality, so if something not used for a while, unlikely to be used in the near future.
 - Seems like LRU should be a good approximation to MIN.
- How to implement LRU? Use a list!



- On each use, remove page from list and place at head
- LRU page is at tail
- Problems with this scheme for paging?
 - Need to know immediately when each page used so that can change position in list...
 - Many instructions for each hardware access
- In practice, people approximate LRU (more later) 10/19/05 Kubiatowicz C5162 ©UCB Fall 2005 Lea

Summary

- TLB is cache on translations
 - Fully associative to reduce conflicts
 - Can be overlapped with cache access
- Demand Paging:

 - Treat memory as cache on disk
 Cache miss ⇒ get page from disk
- Transparent Level of Indirection
 - User program is unaware of activities of OS behind scenes
- Data can be moved without affecting application correctness Software-loaded TLB
 - Fast Path: handled in hardware (TLB hit with valid=1)
 - Slow Path: Trap to software to scan page table
- Precise Exception specifies a single instruction for which:
 - All previous instructions have completed (committed state)
 - No following instructions nor actual instruction have started
- Replacement policies
 - FIFO: Place pages on queue, replace page at end
 - MIN: replace page that will be used farthest in future
 - LRU: Replace page that hasn't be used for the longest time

1	0	/1	9	/05

Kubiatowicz CS162 ©UCB Fall 2005 Lec 14.25