Recall: Modern Process with Multiple Threads

• Process: Operating system abstraction to represent **CS162** what is needed to run a single, multithreaded **Operating Systems and** program Systems Programming • Two parts: - Multiple Threads Lecture 4 » Each thread is a single, sequential stream of execution - Protected Resources: Thread Dispatching » Main Memory State (contents of Address Space) » I/O state (i.e. file descriptors) • Why separate the concept of a thread from that of September 10, 2007 a process? Prof. John Kubiatowicz - Discuss the "thread" part of a process (concurrency) - Separate from the "address space" (Protection) http://inst.eecs.berkeley.edu/~cs162 - Heavyweight Process = Process with one thread 9/10/07 Kubiatowicz CS162 ©UCB Fall 2007 Lec 4.2 **Recall: Single and Multithreaded Processes Recall:** Classification



- \cdot Threads encapsulate concurrency
 - "Active" component of a process
- · Address spaces encapsulate protection
 - Keeps buggy program from trashing the system
 - "Passive" component of a process

9/10/07

Kubiatowicz CS162 ©UCB Fall 2007

Lec 4.3

| threads to the per AS: # | One | Many |
|--------------------------|---|---|
| One | MS/DOS, early Macintosh | Traditional UNIX |
| Many | Embedded systems (Geoworks, V×Works, JavaOS,etc) JavaOS, Pilot(PC) | Mach, OS/2, Linux, Win 95?, Mac OS X, Win NT to XP, Solaris, HP-UX |

Real operating systems have either

- One or many address spaces
- One or many threads per address space
- Did Windows 95/98/ME have real memory protection?
 No: Users could overwrite process tables/System DLLs

Kubiatowicz CS162 ©UCB Fall 2007

Goals for Today

- Further Understanding Threads
- Thread Dispatching
- Beginnings of Thread Scheduling

Note: Some slides and/or pictures in the following are adapted from slides ©2005 Silberschatz, Galvin, and Gagne. Many slides generated from my lecture notes by Kubiatowicz. Kubiatowicz CS162 ©UCB Fall 2007 9/10/07 Lec 4.5





9/10/07

}

Kubiatowicz CS162 ©UCB Fall 2007

Lec 4.6

MIPS: Software conventions for Registers

| 0 | zer | o constant 0 | 16 s0 callee saves |
|----|-----|-------------------------|------------------------------|
| 1 | at | reserved for assembler | (callee must save) |
| 2 | v0 | expression evaluation & | 23 s7 |
| 3 | v1 | function results | 24 t8 temporary (cont'd) |
| 4 | a0 | arguments | 25 t9 |
| 5 | a1 | | 26 k0 reserved for OS kernel |
| 6 | a2 | | 27 k1 |
| 7 | a3 | | 28 gp Pointer to global area |
| 8 | t0 | temporary: caller saves | 29 sp Stack pointer |
| | | (callee can clobber) | 30 fp frame pointer |
| 15 | t7 | | 31 ra Return Address (HW) |

Single-Threaded Example


```
main() {
   ComputePI("pi.txt");
   PrintClassList("clist.text");
```

• What is the behavior here?

- Program would never print out class list

- Why? ComputePI would never finish

9/10/07

- Save v0, v1

- gp, sp, fp OK (restored!)

9/10/07

Use of Threads


```
main() {
    CreateThread(ComputePI("pi.txt"));
    CreateThread(PrintClassList("clist.text"));
}
```

- What does "CreateThread" do?
 - Start independent thread running given procedure
- What is the behavior here?

CPU2

Time -

CPU1

9/10/07

- Now, you would actually see the class list

CPU1

- This should behave as if there are two separate CPUs

Kubiatowicz CS162 ©UCB Fall 2007

CPU2 CPU1

CPU2

"pi.txt")); List("clist.text")); o? debugger, we would see - Two sets of CPU registers - Two sets of Stacks - Two sets of Stacks - Two sets of Stacks - How do we position stacks relative to each other? - How do we position stacks relative to each other? - How do we position stacks relative to each other? - How do we position stacks relative to each other? - How do we position stacks relative to each other? - How do we position stacks relative to - How do we position stac

9/10/07

- What maximum size should we choose for the stacks?
- What happens if threads violate this?
- How might you catch violations?

Lec 4.10

Per Thread State

- Each Thread has a *Thread Control Block* (TCB)
 - Execution State: CPU registers, program counter, pointer to stack
 - Scheduling info: State (more later), priority, CPU time
 - Accounting Info
 - Various Pointers (for implementing scheduling queues)
 - Pointer to enclosing process? (PCB)?
 - Etc (add stuff as you find a need)
- $\boldsymbol{\cdot}$ In Nachos: "Thread" is a class that includes the TCB
- OS Keeps track of TCBs in protected memory - In Array, or Linked List, or ...

Lifecycle of a Thread (or Process)

Kubiatowicz CS162 ©UCB Fall 2007

Memory Footprint of Two-Thread Example

• If we stopped this program and examined it with a

- $\boldsymbol{\cdot}$ As a thread executes, it changes state:
 - new: The thread is being created
 - ready: The thread is waiting to run
 - running: Instructions are being executed
 - waiting: Thread waiting for some event to occur
 - terminated: The thread has finished execution
- \cdot "Active" threads are represented by their TCBs
- TCBs organized into queues based on their state 9/10/07 Kubiatowicz C5162 ©UCB Fall 2007

Lec 4.11

Lec 4.9

Ready Queue And Various I/O Device Queues

- Thread not running \Rightarrow TCB is in some scheduler queue
 - Separate queue for each device/signal/condition
 - Each queue can have a different scheduler policy

Administrivia

- Audio Podcasts are now available
 - RSS, stream, MP3 downloads
- Group assignments now posted on website
 - Check out the "Group/Section Assignment" link
 - Please attend your newly assigned section

| Section | Time | Location | ТА |
|---------|-----------------|----------------|--------------|
| 101 | Th 10:00-11:00A | 81 Evans | Kelvin Lwin |
| 102 | Th 12:00-1:00P | 155 Barrows | Kelvin Lwin |
| 103 | Th 2:00-3:00P | 75 Evans | Todd Kosloff |
| 104 | Th 4:00-5:00P | B51 Hildebrand | Todd Kosloff |
| 105 | F 10:00-11:00A | 4 Evans | Thomas Kho |

9/10/07

Kubiatowicz CS162 ©UCB Fall 2007

```
Lec 4.14
```

Administrivia

- New Office Hour for me: Tuesday from 2:00-3:00
- Group assignments finished!
 - Look at group link off homepage
 - Issues:
 - » We have a group of three that needs another member in Thursday 2-3 section
 - » We have only three groups in the Thursday 12-1 section
 - » Can we get anyone to move? You will get much better access to your TA
- Time to start Project 1
 - Go to Nachos page: start reading tasks and Nachos code
- Nachos readers:
 - Available from Copy Central now (Required!)
 - Includes lectures and printouts of all of the code
- Make sure that you run the register program
 - This should happen automatically when you login, but you need to avoid hitting control-C

Lec 4.15

9/10/07

| Dispatch Loo | oop |
|--------------|-----|
|--------------|-----|

· Conceptually, the dispatching loop of the operating system looks as follows:

```
Loop {
   RunThread():
   ChooseNextThread();
   SaveStateOfCPU(curTCB);
   LoadStateOfCPU(newTCB);
```

• This is an *infinite* loop

}

- One could argue that this is all that the OS does
- Should we ever exit this loop???
 - When would that be?

Running a thread

Internal Events

| baving Restoring state (of ten called Context Switch) | Switch Details | | |
|--|--|--|-------------|
| Switch(tCur,tNew) { | • How many | registers need to be saved/restor | red? |
| /* Unload old thread */ | - MTPS 4 | k: 32 Int(32b) 32 Float(32b) | |
| <pre>TCB[tCur].regs.r7 = CPU.r7;</pre> | - Pentium | : 14 Int(32b), 8 Float(80b), 8 SSE(| (128b), |
| TCB[tCur].regs.r0 = CPU.r0; | - Sparc(vi | 7): 8 Regs(32b), 16 Int regs (32b) * 136 (32b)+32 Float (32b) | 8 windows = |
| TCB[tCur].regs.sp = CPU.sp; TCB[tCur].regs.retpc = CPU.retpc; /*return addr*/ | - Itanium: 128 Int (64b), 128 Float (82b), 19 Oth | | 9 Other(64b |
| /* Load and execute new thread */ | retpc is where the return should jump to. In reality, this is implemented as a jump | | |
| CPU.r7 = TCB[tNew].regs.r7; | \cdot There is a | a real implementation of switch in | Nachos. |
| | - See swi | tch.s | |
| CPU.r0 = TCB[tNew].regs.r0; | » Norm | nally, switch is implemented as assembly! | |
| CPU.sp = TCB[tNew].regs.sp; | - Of course, it's magical! | | |
| CPU.retpc = TCB[tNew].regs.retpc; | - But you should be able to follow it! | | |
| return; /* Return to CPU.retpc */ | | | |
| } 7 Kubiatowicz CS162 ©UCB Fall 2007 Lec 4.21 | 9/10/07 | Kubiatowicz CS162 ©UCB Fall 2007 | Lec 4.22 |

Switch Details (continued)

- What if you make a mistake in implementing switch?
 - Suppose you forget to save/restore register 4
 - Get intermittent failures depending on when context switch occurred and whether new thread uses register 4
 - System will give wrong result without warning
- \cdot Can you devise an exhaustive test to test switch code?
 - No! Too many combinations and inter-leavings
- Cautionary tail:
 - For speed, Topaz kernel saved one instruction in switch()
 - Carefully documented!
 - What happened?
 - » Time passed, People forgot
 - » Later, they added features to kernel (no one removes features!)
 - » Very weird behavior started happening
 - Moral of story: Design for simplicity

9/10/07

2007

Lec 4.23

What happens when thread blocks on I/O?

• What happens when a thread requests a block of data from the file system?

Kubiatowicz CS162 ©UCB Fall 2007

- User code invokes a system call
- Read operation is initiated
- Run new thread/switch
- Thread communication similar
 - Wait for Signal/Join
 - Networking

Lec

External Events

Example: Network Interrupt

Summary

- \cdot The state of a thread is contained in the TCB
 - Registers, PC, stack pointer
 - States: New, Ready, Running, Waiting, or Terminated
- Multithreading provides simple illusion of multiple CPUs
 - Switch registers and stack to dispatch new thread
 - Provide mechanism to ensure dispatcher regains control
- \cdot Switch routine
 - Can be very expensive if many registers
 - Must be very carefully constructed!
- Many scheduling options
 - Decision of which thread to run complex enough for complete lecture

| 9/10/07 | Kubiatowicz CS162 ©UCB Fall 2007 | Lec 4.29 |
|---------|----------------------------------|----------|
| | | |
| | | |