
CS162
Operating Systems and
Systems Programming
Lecture 12

Protection (continued)
Address Translation

February 25, 2010

Ion Stoica

http://inst.eecs.berkeley.edu/~cs162



# Review: Important Aspects of Memory Multiplexing

### · Controlled overlap:

- Separate state of threads should not collide in physical memory. Obviously, unexpected overlap causes chaos!
- Conversely, would like the ability to overlap when desired (for communication)

#### Translation:

- Ability to translate accesses from one address space (virtual) to a different one (physical)
- When translation exists, processor uses virtual addresses, physical memory uses physical addresses
- Side effects:
  - » Can be used to avoid overlap
  - » Can be used to give uniform view of memory to programs


#### · Protection:

- Prevent access to private memory of other processes
  - » Different pages of memory can be given special behavior (Read Only, Invisible to user programs, etc).
  - » Kernel data protected from User programs
  - » Programs protected from themselves

2/25/10 CS162 @UCB Spring 20

Lec 12.2


# Review: Simple Segmentation: Base and Bounds (CRAY-1)



- Can use base & bounds/limit for dynamic address translation (Simple form of "segmentation"):
  - Alter every address by adding "base"
  - Generate error if address bigger than limit
- This gives program the illusion that it is running on its own dedicated machine, with memory starting at 0
  - Program gets continuous region of memory
  - Addresses within program do not have to be relocated when program placed in different region of DRAM

### Review: Cons for Simple Segmentation Method

- · Fragmentation problem (complex memory allocation)
  - Not every process is the same size
  - Over time, memory space becomes fragmented
  - Really bad if want space to grow dynamically (e.g. heap)



- · Other problems for process maintenance
  - Doesn't allow heap and stack to grow independently
  - Want to put these as far apart in virtual memory space as possible so that they can grow as needed
- · Hard to do inter-process sharing
  - Want to share code segments when possible
- Want to share memory between processes

Lec 12.5


# More Flexible Segmentation subroutine stack 2 2 sqrt 4 main program user view of physical memory space memory space · Logical View: multiple separate segments - Typical: Code, Data, Stack - Others: memory sharing, etc. · Each segment is given region of contiguous memory - Has a base and limit 2/25/10 Can reside anywhere in physical memory Lec 12.7

# Goals for Today


- Address Translation Schemes
  - Segmentation
  - Paging
  - Multi-level translation
  - Paged page tables
  - Inverted page tables
- Discussion of Dual-Mode operation
- · Comparison among options


Note: Some slides and/or pictures in the following are adapted from slides ©2005 Silberschatz, Galvin, and Gagne. Many slides generated from lecture notes by Kubiatowicz.

2/25/10 CS162 @UCB Spring 2010



- Segment number mapped into base/limit pair
- Base added to offset to generate physical address
- Error check catches offset out of range
- As many chunks of physical memory as entries
  - Segment addressed by portion of virtual address
  - However, could be included in instruction instead: » x86 Example: mov [es:bx], ax.
- What is "V/N"?
- Can mark segments as invalid; requires check as well CS162 @UCB Spring 2010





0x240 0x244	main:	la \$a0, varx jal strlen			Can ID #	Dana		
UAZ44	.244		jai strien		Seg ID #	Base	Limit	
 0x360					0 (code)	0x4000	0x080	
0x360 0x364	loop:		\$v0, 0 ;coun \$t0, (\$a0)		1 (data)	0x4800	0x140	
0x368	Toop.		\$r0,\$t1, done		2 (shared)	0×F000	0×100	
	varx		0x314159		3 (stack)	0x0000	0×300	
· Fet Phy Fet	ch 0x240. sical addre ch instruct	Virtu sss? B tion at	this code to see wal segment #? 0; al segment #? 0; sase=0x4000, so   t 0x4240. Get "la	Of hy:	ffset? 0x24 sical addr=0	0	):	
Pet Phy Fet More 2. Fet More 3. Fet More 4. Fet Sin	ch 0x240. sical addresch instruct ve 0x4050 ch 0x244. ve 0x0248 ch 0x360. ve 0x0000 ch 0x364. ce \$a0 is (	Virtu ≥ss? B tion at → \$a Trans → \$r Trans → \$v Trans 0×405	al segment #? 0; sase=0x4000, so	Of chy: 50 =0x =0x =0x te 1	ffset? 0x24 sical addr=0 a0, varx" 4244. Get Move 0x036 4360. Get 4364. Get from 0x405	0 0×4240 "jal strle 50 → PC 'li \$v0,0" 'lb \$t0,(\$	n"	

#### Administrivia

- · Midterm I coming up in 1 ½ weeks:
  - Tuesday, 3/9, 3:30-6:30pm, (this room!)
  - Should be 2 hour exam with extra time
  - Closed book, one page of hand-written notes (both sides)
- · No class on day of Midterm
  - Extra Office Hours: Mon 2:00-5:00.
- · Midterm Topics
  - Topics: Everything up to Thursday 3/4
  - History, Concurrency, Multithreading, Synchronization, Protection/Address Spaces, TLBs
- · Make sure to fill out Group Evaluations!
- · Project 2
  - Initial Design Document due Thursday 3/4
  - Look at the lecture schedule to keep up with due dates!

# Observations about Segmentation

- · Virtual address space has holes
  - Segmentation efficient for sparse address spaces
  - A correct program should never address gaps (except as mentioned in moment)
    - » If it does, trap to kernel and dump core
- · When it is OK to address outside valid range:
  - This is how the stack and heap are allowed to grow
  - For instance, stack takes fault, system automatically increases size of stack
- · Need protection mode in segment table
  - For example, code segment would be read-only
  - Data and stack would be read-write (stores allowed)
  - Shared segment could be read-only or read-write
- · What must be saved/restored on context switch?
  - Segment table stored in CPU, not in memory (small)
  - Might store all of processes memory onto disk when switched (called "swapping")

2/25/10

CS162 @UCB Spring 2010

Lec 12.13


### Paging: Physical Memory in Fixed Size Chunks

- · Problems with segmentation?
  - Must fit variable-sized chunks into physical memory
  - May move processes multiple times to fit everything
  - Limited options for swapping to disk
- · Fragmentation: wasted space
  - External: free gaps between allocated chunks
  - Internal: don't need all memory within allocated chunks
- Solution to fragmentation from segments?
  - Allocate physical memory in fixed size chunks ("pages")
  - Every chunk of physical memory is equivalent
    - » Can use simple vector of bits to handle allocation: 00110001110001101 ... 110010
    - » Each bit represents page of physical memory 1⇒allocated. 0⇒free
- Should pages be as big as our previous segments?
  - No: Can lead to lots of internal fragmentation
    - » Typically have small pages (1K-16K)
- Consequently: need multiple pages/segment

O CS162 @UCB Spring 2010

Lec 12.15


# Schematic View of Swapping





- · Extreme form of Context Switch: Swapping
  - In order to make room for next process, some or all of the previous process is moved to disk
    - » Likely need to send out complete segments
  - This greatly increases the cost of context-switching
- · Desirable alternative?
  - Some way to keep only active portions of a process in memory at any one time
- Need finer granularity control over physical memory
  c2/25/10


  CS162 @UCB Spring 2010


  Lec 12.14

















### Multi-level Translation Analysis

#### · Pros:

- Only need to allocate as many page table entries as we need for application
  - » In other wards, sparse address spaces are easy
- Easy memory allocation
- Easy Sharing
  - » Share at segment or page level (need additional reference counting)

#### · Cons:

- One pointer per page (typically 4K 16K pages today)
- Page tables need to be contiguous
- » However, previous example keeps tables to exactly one page in size
- Two (or more, if >2 levels) lookups per reference
  - » Seems very expensive!

2/25/10 CS162 @UCB Spring 2010 Lec 12,22

### **Dual-Mode Operation**

- Can Application Modify its own translation tables?
  - If it could, could get access to all of physical memory
  - Has to be restricted somehow
- · To Assist with Protection, Hardware provides at least two modes (Dual-Mode Operation):
  - "Kernel" mode (or "supervisor" or "protected")
  - "User" mode (Normal program mode)
  - Mode set with bits in special control register only accessible in kernel-mode
- · Intel processor actually has four "rings" of protection:
  - PL (Priviledge Level) from 0 3
    - » PLO has full access. PL3 has least
  - Privilege Level set in code segment descriptor (CS)
  - Mirrored "IOPL" bits in condition register gives permission to programs to use the I7O instructions
  - Typical OS kernels on Intel processors only use PLO ("user") and PL3 ("kernel")
    CS162 @UCB Spring 2010


Lec 12,24

### For Protection, Lock User-Programs in Asylum

- Idea: Lock user programs in padded cell with no exit or sharp objects
  - Cannot change mode to kernel mode
  - User cannot modify page table mapping
  - Limited access to memory: cannot adversely effect other processes
    - » Side-effect: Limited access to memory-mapped I/O operations (T/O that occurs by reading/wait
    - (I/O that occurs by reading/writing memory locations)
  - Limited access to interrupt controller
  - What else needs to be protected?
- · A couple of issues
  - How to share CPU between kernel and user programs?
    - » Kinda like both the inmates and the warden in asylum are the same person. How do you manage this???
  - How do programs interact?
  - How does one switch between kernel and user modes?
    - » OS → user (kernel → user mode): getting into cell
- » User→ OS (user → kernel mode): getting out of cell Lec 12.25

# User→Kernel (System Call)

- · Can't let inmate (user) get out of padded cell on own
  - Would defeat purpose of protection!
  - So, how does the user program get back into kernel?



- · System call: Voluntary procedure call into kernel
  - Hardware for controlled User→Kernel transition
  - Can any kernel routine be called?
    - » No! Only specific ones.
  - System call ID encoded into system call instruction
    - » Index forces well-defined interface with kernel

# How to get from Kernel→User

- What does the kernel do to create a new user process?
  - Allocate and initialize address-space control block
  - Read program off disk and store in memory
  - Allocate and initialize translation table
    - » Point at code in memory so program can execute
    - » Possibly point at statically initialized data
  - Run Program:
    - » Set machine registers
    - » Set hardware pointer to translation table
    - » Set processor status word for user mode
    - » Jump to start of program
- How does kernel switch between processes?
  - Same saving/restoring of registers as before
  - Save/restore PSL (hardware pointer to translation table)

25/10 CS162 @UCB Spring 2010

Lec 12 2

# System Call Continued

- · What are some system calls?
  - I/O: open, close, read, write, Iseek
  - Files: delete, mkdir, rmdir, truncate, chown, chgrp, ...
  - Process: fork, exit, wait (like join)
  - Network: socket create, set options
- · Are system calls constant across operating systems?
  - Not entirely, but there are lots of commonalities
  - Also some standardization attempts (POSIX)
- · What happens at beginning of system call?
  - » On entry to kernel, sets system to kernel mode
  - » Handler address fetched from table/Handler started
- System Call argument passing:
  - In registers (not very much can be passed)
- Write into user memory, kernel copies into kernel mem
  - » User addresses must be translated!
  - » Kernel has different view of memory than user
- Every Argument must be explicitly checked!

2/25/10 CS162 ©UCB Spring 2010

### User→Kernel (Exceptions: Traps and Interrupts)

- · A system call instruction causes a synchronous exception (or "trap")
  - In fact, often called a software "trap" instruction
- · Other sources of Synchronous Exceptions:
  - Divide by zero, Illegal instruction. Bus error (bad address, e.g. unaligned access)
  - Segmentation Fault (address out of range)
  - Page Fault (for illusion of infinite-sized memory)
- · Interrupts are Asynchronous Exceptions
  - Examples: timer, disk ready, network, etc....
  - Interrupts can be disabled, traps cannot!
- · On system call, exception, or interrupt:
  - Hardware enters kernel mode with interrupts disabled
  - Saves PC, then jumps to appropriate handler in kernel
  - For some processors (x86), processor also saves registers, changes stack, etc.
- · Actual handler typically saves registers, other CPU state, and switches to kernel stack Lec 12 29

### Additions to MIPS ISA to support Exceptions?

- · Exception state is kept in "Coprocessor O"
  - Use mfc0 read contents of these registers:
    - » BadVAddr (register 8): contains memory address at which memory reference error occurred
    - » Status (register 12): interrupt mask and enable bits
    - » Cause (register 13): the cause of the exception
    - » EPC (register 14): address of the affected instruction

	1	5 8	 5_	4	3	2	1 (	0
Status		Mask	k	e	k	e	k	e
			_	ld	pr	ev	cu	ır

- Status Register fields:
  - Mask: Interrupt enable
    - » 1 bit for each of 5 hardware and 3 software interrupts
  - k = kernel/user: 0⇒kernel mode
  - e = interrupt enable: 0⇒interrupts disabled
  - Exception ⇒ 6 LSB shifted left 2 bits, setting 2 LSB to 0:
    - » run in kernel mode with interrupts disabled

2/25/10 CS162 @UCB Spring 2010 Lec 12.30

### Closing thought: Protection without Hardware

- Does protection require hardware support for translation and dual-mode behavior?
  - No: Normally use hardware, but anything you can do in hardware can also do in software (possibly expensive)
- Protection via Strong Typing
  - Restrict programming language so that you can't express program that would trash another program
  - Loader needs to make sure that program produced by valid compiler or all bets are off
  - Example languages: LISP, Ada, Modula-3 and Java
- Protection via software fault isolation:
  - Language independent approach: have compiler generate object code that provably can't step out of bounds
    - » Compiler puts in checks for every "dangerous" operation (loads, stores, etc). Again, need special loader.
    - » Alternative, compiler generates "proof" that code cannot do certain things (Proof Carrying Code)
- Or: use virtual machine to guarantee safe behavior (loads and stores recompiled on fly to check bounds)
  C5162 @UCB Spring 2010
  Lec 12.31

### Summary (1/2)

- · Memory is a resource that must be shared
  - Controlled Overlap: only shared when appropriate
  - Translation: Change Virtual Addresses into Physical Addresses
  - Protection: Prevent unauthorized Sharing of resources
- · Dual-Mode
  - Kernel/User distinction: User restricted
  - User→Kernel: System calls, Traps, or Interrupts
  - Inter-process communication: shared memory, or through kernel (system calls)
- Exceptions
  - Synchronous Exceptions: Traps (including system calls)
  - Asynchronous Exceptions: Interrupts

2/25/10 CS162 @UCB Spring 2010

# Summary (2/2)

- · Segment Mapping
  - Segment registers within processor
  - Segment ID associated with each access
    - » Often comes from portion of virtual address
    - » Can come from bits in instruction instead (x86)
  - Each segment contains base and limit information
    - » Offset (rest of address) adjusted by adding base
- · Page Tables
  - Memory divided into fixed-sized chunks of memory
  - Virtual page number from virtual address mapped through page table to physical page number
  - Offset of virtual address same as physical address
  - Large page tables can be placed into virtual memory
- · Multi-Level Tables
  - Virtual address mapped to series of tables
  - Permit sparse population of address space
- · Inverted page table
  - Size of page table related to physical memory size