



## Review: Memory Hierarchy of a Modern Computer System

- Take advantage of the principle of locality to:
- Present as much memory as in the cheapest technology
- Provide access at speed offered by the fastest technology



· Compulsory (cold	start): first reference to	a block
- "Cold" fact of li	fe: not a whole lot you can	do about it
- Note: When run Misses are insig	ning "billions" of instruction, nificant	, Compulsory
• Capacity:		
- Cache cannot co - Solution: increa	ntain all blocks access by th se cache size	ie program
· Conflict (collision)	):	
- Multiple memory - Solutions: increa	v locations mapped to same c ase cache size, or increase o	ache locatio: associativity
<ul> <li>Two others:</li> </ul>		
<ul> <li>Coherence (Inva updates memory</li> </ul>	lidation): other process (e.g	., I/O)
- Policy: Due to n	on-optimal replacement polic	зy
3/4/10	CS162 ©UCB Spring 2010	Lec 14 4







	Goals for Today	
• Finish dis	cussion of Caching/TLBs	
• Concept o	of Paging to Disk	
• Page Faul	ts and TLB Faults	
· Precise II	nterrupts	
• Page Repl	acement Policies	
Note: Some si adapted from	lides and/or pictures in the following slides ©2005 Silberschatz, Galvin, a	are nd Gagne.
Many slides ge	enerated from my lecture notes by Ku	ubiatowicz.
/4/10	CS162 ©UCB Spring 2010	Lec 14.8





What Actually Happens on a TLB Miss?			What happens on a Context Switch?		
<ul> <li>Hardware traver</li> <li>On TLB miss, I table to fill TL</li> <li>» If PTE valid</li> <li>» If PTE mark kernel decide</li> <li>Software traver</li> <li>On TLB miss, I</li> <li>Kernel traverse</li> <li>» If PTE valid</li> <li>» If PTE valid</li> <li>» If PTE mark</li> <li>Most chip sets p</li> <li>Most chip sets p</li> <li>Modern operat since they use</li> <li>Examples:</li> <li>» shared segm</li> <li>» user-level po</li> </ul>	rsed page tables: hardware in MMU looks at cur B (may walk multiple levels) , hardware fills TLB and process ted as invalid, causes Page Fault, es what to do afterwards used Page tables (like MIPS processor receives TLB fault es page table to find PTE , fills TLB and returns from fault ted as invalid, internally calls Page provide hardware traversal ing systems tend to have mor translation for many things ents protions of an operating system	rrent page sor never knows , after which 5) It ge Fault handler re TLB faults	<ul> <li>Need to do addresses t</li> <li>Address S longer val</li> <li>Options?</li> <li>Invalidate » What i</li> <li>Include Pr » This is</li> <li>What if tro - For example vice verso - Must inva » Otherw</li> </ul>	something, since TLBs map virt to physical addresses Space just changed, so TLB entries lid! e TLB: simple but might be expensi if switching frequently between proces rocessID in TLB an architectural solution: needs hardw anslation tables change? ple, to move page from memory to a lidate TLB entry! vise, might think that page is still in m	ual ; no ve ses? vare disk or nemory!
3/4/10	CS162 ©UCB Spring 2010	Lec 14.11	3/4/10	CS162 ©UCB Spring 2010	Lec 14,12

























