CS162 Operating Systems and Systems Programming Lecture 9

Address Translation

February 16, 2011 Ion Stoica http://inst.eecs.berkeley.edu/~cs162

Goals for Today

- · Address Translation Schemes
 - Segmentation
 - Paging
 - Multi-level translation
 - Paged page tables
 - Inverted page tables
- · Discussion of Dual-Mode operation

Note: Some slides and/or pictures in the following are adapted from slides ©2005 Silberschatz, Galvin, and Gagne. Many slides generated from lecture notes by Kubiatowicz.

Ion Stoica CS162 ©UCB Spring 2011


Review: Important Aspects of Memory · Controlled overlap: Multiplexing


- - Ability to explicitly control whether to processes should share or not a region of memory
- · Protection:
 - Prevent access to private memory of other processes
 - » Kernel data protected from User programs
 - » Programs protected from themselves
 - » Different pages of memory can be given special behavior (Read Only, Invisible to user programs, etc)
- Translation:
 - Ability to translate accesses from one address space (virtual) to a different one (physical)
 - When translation exists, processor uses virtual addresses, physical memory uses physical addresses
 - Side effects:
 - » Can be used to avoid overlap
 - » Can be used to avoid oromap


 » Can be used to give uniform view of memory to programs


 Lec 9.2


2/16 Ion Stoica CS162 ©UCB Spring 2011
























Observations about Segmentation

- A correct program should never address gaps (except as mentioned in moment)
 - If it does, trap to kernel and dump core
- · When it is OK to address outside valid range:
 - This is how the stack and heap are allowed to grow
 - For instance, stack takes fault, system automatically increases size of stack
- · Need protection mode in segment table
 - For example, code segment would be read-only
 - Data and stack would be read-write (stores allowed)
 - Shared segment could be read-only or read-write
- What must be saved/restored on context switch?
 - Segment table stored in CPU, not in memory (small)
 - Might store all of processes memory onto disk when switched

(called "swapping") on Stoica CS162 ©UCB Spring 2011

Lec 9.13

Schematic View of Swapping



- · Extreme form of Context Switch: Swapping
 - In order to make room for next process, some or all of the previous process is moved to disk
 - This greatly increases the cost of context-switching
- Desirable alternative?
 - Some way to keep only active portions of a process in memory at any one time
 - Need finer granularity control over physical memory

2/16 Ion Stoica CS162 ©UCB Spring 2011

Lec 9.14

Paging: Physical Memory in Fixed Size Chunks

- · Problems with segmentation?
 - Must fit variable-sized chunks into physical memory
 - May move processes multiple times to fit everything
 - Limited options for swapping to disk
- Fragmentation: wasted space
 - External: free gaps between allocated chunks
 - Internal: don't need all memory within allocated chunks
- Solution to fragmentation from segments?
 - Allocate physical memory in fixed size chunks ("pages")
 - Every chunk of physical memory is equivalent
 - » Can use simple vector of bits to handle allocation: 00110001110001101 ... 110010
 - » Each bit represents page of physical memory 1⇒allocated, 0⇒free
- Should pages be as big as our previous segments?
 - No: Can lead to lots of internal fragmentation
 - » Typically have small pages (1K-16K)
 - Consequently: need multiple pages/segment


Ion Stoica CS162 ©UCB Spring 2011


Lec 9.15


How to Implement Paging? Virtual Address: Virtual Offset PageTablePtr V.R page #0 Offset page #1 v.H **Physical Address** V.R.W page #2 PageTableSize Check Perm V,R,V page #4 N Access page #5 V,R,W Access Error Error Page Table (One per process) - Resides in physical memory - Contains physical page and permission for each virtual page » Permissions include: Valid bits, Read, Write, etc. Virtual address mapping


- Offset from Virtual address copied to Physical Address
 - » Example: 10 bit offset ⇒ 1024-byte pages
- Virtual page # is all remaining bits
 - » Example for 32-bits: 32-10 = 22 bits, i.e. 4 million entries
 - » Physical page # copied from table into physical address


- Check Page Table bounds and permissions














Multi-level Translation Analysis

- Pros:
 - Only need to allocate as many page table entries as we need for application
 - » In other words, sparse address spaces are easy
 - Easy memory allocation
 - Easy Sharing
 - » Share at segment or page level (need additional reference counting)
- Cons:
 - One pointer per page (typically 4K 16K pages today)
 - Page tables need to be contiguous
 - » However, previous example keeps tables to exactly one page in size
 - Two (or more, if >2 levels) lookups per reference
 - » Seems very expensive!

2/16 Ion Stoica CS162 ©UCB Spring 2011

Lec 9.23

Inverted Page Table With all previous examples ("Forward Page Tables") - Size of page table is at least as large as amount of virtual memory allocated to processes - Physical memory may be much less » Much of process space may be out on disk or not in use Offset Offset Hash Table • Answer: use a hash table - Called an "Inverted Page Table" - Size is independent of virtual address space - Directly related to amount of physical memory - Very attractive option for 64-bit address spaces Cons: Complexity of managing hash changes - Often in hardware! Lec 9.24

Dual-Mode Operation

- Can Application Modify its own translation tables?
 - If it could, could get access to all of physical memory
 - Has to be restricted somehow
- To Assist with Protection, hardware provides at least two modes (Dual-Mode Operation):
 - "Kernel" mode (or "supervisor" or "protected")
 - "User" mode (Normal program mode)
 - Mode set with bits in special control register only accessible in kernel-mode
- Intel processor actually has four "rings" of protection:
 - PL (Priviledge Level) from 0 3
 - » PL0 has full access, PL3 has least
 - Typical OS kernels on Intel processors only use PL0 ("user") and PL3 ("kernel")

2/16

Ion Stoica CS162 ©UCB Spring 2011

Lec 9.25

For Protection, Lock User-Programs in Asylum

- Idea: Lock user programs in padded cell with no exit or sharp objects
 - Cannot change mode to kernel mode
 - User cannot modify page table mapping
 - Limited access to memory: cannot adversely affect other processes
 - » Side-effect: Limited access to memory-mapped I/O operations
 - What else needs to be protected?



- · A couple of issues
 - How to share CPU between kernel and user programs?
 - » Kinda like both the inmates and the warden in asylum are the same person. How do you manage this?
 - How does one switch between kernel and user modes?
 - » OS → user (kernel → user mode): getting into cell
 - » User→ OS (user → kernel mode): getting out of cell

2/16 Ion Stoica CS162 ©UCB Spring 2011

Lec 9.26

How to get from Kernel→User


- What does the kernel do to create a new user process?
 - Allocate and initialize process control block
 - Read program off disk and store in memory
 - Allocate and initialize translation table
 - » Point at code in memory so program can execute
 - » Possibly point at statically initialized data
 - Run Program:
 - » Set machine registers
 - » Set hardware pointer to translation table
 - » Set processor status word for user mode
 - » Jump to start of program
- How does kernel switch between processes?
 - Same saving/restoring of registers as before
 - Save/restore hardware pointer to translation table

2/16 Ion Stoica CS162 ©UCB Spring 2011

Lec 9.27

User→Kernel (System Call)

- · Can't let inmate (user) get out of padded cell on own
 - Would defeat purpose of protection!
 - So, how does the user program get back into kernel?



- System call: Voluntary procedure call into kernel
 - Hardware for controlled User→Kernel transition
 - Can any kernel routine be called?
 - » No! Only specific ones.
 - System call ID encoded into system call instruction
 - » Index forces well-defined interface with kernel

2/16 Ion Stoica CS162 ©UCB Spring 2011

System Call Continued

- · What are some system calls?
 - I/O: open, close, read, write, Iseek
 - Files: delete, mkdir, rmdir, truncate, chown, chgrp. ...
 - Process: fork, exit, wait (like join)
 - Network: socket create, set options
- Are system calls constant across operating systems?
 - Not entirely, but there are lots of commonalities
 - Also some standardization attempts (POSIX)
- What happens at beginning of system call?
 - » On entry to kernel, sets system to kernel mode
 - » Handler address fetched from table/Handler started
- System Call argument passing:
 - In registers (not very much can be passed)
 - Write into user memory, kernel copies into kernel mem
 - » User addresses must be translated!
 - » Kernel has different view of memory than user
 - Every Argument must be explicitly checked!

2/16

Ion Stoica CS162 ©UCB Spring 2011

Lec 9.29

User→Kernel (Exceptions: Traps and Interrupts)

- · A system call instruction causes a synchronous exception (or "trap")
 - In fact, often called a software "trap" instruction
- Other sources of Synchronous Exceptions:
 - Divide by zero, Illegal instruction, Bus error (bad address, e.g. unaligned access)
 - Segmentation Fault (address out of range)
 - Page Fault (for illusion of infinite-sized memory)
- Interrupts are Asynchronous Exceptions
 - Examples: timer, disk ready, network, etc....
 - Interrupts can be disabled, traps cannot!
- On system call, exception, or interrupt:
 - Hardware enters kernel mode with interrupts disabled
 - Saves PC, then jumps to appropriate handler in kernel
 - For some processors (x86), processor also saves registers. changes stack, etc.

Ion Stoica CS162 ©UCB Spring 2011

Lec 9.30

Closing thought: Protection without Hardware

- Does protection require hardware support for translation and dual-mode behavior?
 - No: Normally use hardware, but anything you can do in hardware can also do in software (possibly expensive)
- Protection via Strong Typing
 - Restrict programming language so that you can't express program that would trash another program
 - Loader needs to make sure that program produced by valid compiler or all bets are off
 - Example languages: LISP, Ada, Modula-3 and Java
- Protection via software fault isolation:
 - Language independent approach: have compiler generate object code that provably can't step out of bounds
 - » Compiler puts in checks for every "dangerous" operation (loads, stores, etc). Again, need special loader.
 - » Alternative, compiler generates "proof" that code cannot do certain things (Proof Carrying Code)
 - Or: use virtual machine to guarantee safe behavior (loads and stores recompiled on fly to check bounds)
 lon Stoica CS162 ©UCB Spring 2011

Lec 9.31

Summary (1/2)

- · Memory is a resource that must be shared
 - Controlled Overlap: only shared when appropriate
 - Translation: Change Virtual Addresses into Physical Addresses
 - Protection: Prevent unauthorized Sharing of resources
- Dual-Mode

2/16

- Kernel/User distinction: User restricted
- User→Kernel: System calls, Traps, or Interrupts
- Inter-process communication: shared memory, or through kernel (system calls)
- Exceptions
 - Synchronous Exceptions: Traps (including system calls)
 - Asynchronous Exceptions: Interrupts

Ion Stoica CS162 ©UCB Spring 2011

Summary (2/2)

- Segment Mapping
 - Segment registers within processor
 - Segment ID associated with each access
 - » Often comes from portion of virtual address
 - » Can come from bits in instruction instead (x86)
 - Each segment contains base and limit information
 - » Offset (rest of address) adjusted by adding base
- Page Tables
 - Memory divided into fixed-sized chunks of memory
 - Virtual page number from virtual address mapped through page table to physical page number
 - Offset of virtual address same as physical address
 - Large page tables can be placed into virtual memory
- Multi-Level Tables
 - Virtual address mapped to series of tables
 - Permit sparse population of address space
- Inverted page table
 - Size of page table related to physical memory size

2/16

Ion Stoica CS162 ©UCB Spring 2011