## CS162 Operating Systems and Systems Programming Lecture 11

### **Page Allocation and Replacement**

February 28, 2011 Ion Stoica http://inst.eecs.berkeley.edu/~cs162

### **Goals for Today**

- · Finish discussion on TLBs
- · Page Replacement Policies
  - FIFO, LRU
  - Clock Algorithm
- Working Set/Thrashing

Note: Some slides and/or pictures in the following are adapted from slides ©2005 Silberschatz, Galvin, and Gagne. Many slides generated from my lecture notes by Kubiatowicz.

Ion Stoica CS162 ©UCB Spring 2011


Lec 11.2

### **Review: Caching Applied to Address Translation**

- Problem: address translation expensive (especially multi-level)
- Solution: cache address translation (TLB)

2/28

- Instruction accesses spend a lot of time on the same page (since accesses sequential)
- Stack accesses have definite locality of reference
- Data accesses have less page locality, but still some...





### **TLB** organization


- · How big does TLB actually have to be?
  - -Usually small: 128-512 entries
  - -Not very big, can support higher associativity
- TLB usually organized as fully-associative cache
  - -Lookup is by Virtual Address
  - -Returns Physical Address
- What happens when fully-associative is too slow?
  - -Put a small (4-16 entry) direct-mapped cache in front
  - -Called a "TLB Slice"
- When does TLB lookup occur?
  - -Before cache lookup?
  - -In parallel with cache lookup?


8


Ion Stoica CS162 ©UCB Spring 2011














### **Demand Paging is Caching**


- · Since Demand Paging is Caching, must ask:
  - What is block size?
    - » 1 page
  - What is organization of this cache (i.e. direct-mapped, setassociative, fully-associative)?
    - » Fully associative: arbitrary virtual-physical mapping
  - How do we find a page in the cache when look for it?
    - » First check TLB, then page-table traversal
  - What is page replacement policy? (i.e. LRU, Random...)
    - » This requires more explanation... (kinda LRU)
  - What happens on a miss?
    - » Go to lower level to fill miss (i.e. disk)
  - What happens on a write? (write-through, write back)
    - » Definitely write-back. Need a "dirty" bit (D)!

2/28 Ion Stoica CS162 ©UCB Spring 2011 Lec 11.11

### **Demand Paging Mechanisms**

- PTE helps us implement demand paging
  - Valid ⇒ Page in memory, PTE points at physical page
  - Not Valid ⇒ Page not in memory; use info in PTE to find it on disk when necessary
- Suppose user references page with invalid PTE?
  - Memory Management Unit (MMU) traps to OS
    - » Resulting trap is a "Page Fault"
  - What does OS do on a Page Fault?:
    - » Choose an old page to replace
    - » If old page modified ("D=1"), write contents back to disk
    - » Change its PTE and any cached TLB to be invalid
    - » Load new page into memory from disk
    - » Update page table entry, invalidate TLB for new entry
  - » Continue thread from original faulting location
  - TLB for new page will be loaded when thread continued!
  - While pulling pages off disk for one process, OS runs another process from ready queue
    - » Suspended process sits on wait queue

28 Ion Stoica CS162 ©UCB Spring 2011



### **Demand Paging Example**

- Since Demand Paging like caching, can compute average access time! ("Effective Access Time")
- EAT = Hit Rate x Hit Time + Miss Rate x Miss Time
- Example:
  - Memory access time = 200 nanoseconds
  - Average page-fault service time = 8 milliseconds
  - Suppose p = Probability of miss, 1-p = Probably of hit
  - Then, we can compute EAT as follows:

EAT =  $(1 - p) \times 200 \text{ns} + p \times 8 \text{ ms}$ 

 $= (1 - p) \times 200 \text{ns} + p \times 8,000,000 \text{ns}$ 

= 200ns + p x 7,999,800ns

- If one access out of 1,000 causes a page fault, then EAT = 8.2 us:
- This is a slowdown by a factor of 40!
- What if want slowdown by less than 10%?
  - -200ns x 1.1 < EAT  $\Rightarrow$  p < 2.5 x 10<sup>-6</sup>
  - This is about 1 page fault in 400,000!

Lec 11.14

### What Factors Lead to Misses?

- · Compulsory Misses:
  - Pages that have never been paged into memory before
  - How might we remove these misses?
    - » Prefetching: loading them into memory before needed
    - » Need to predict future somehow! More later.
- · Capacity Misses:
  - Not enough memory. Must somehow increase size.
  - Can we do this?
    - » One option: Increase amount of DRAM (not quick fix!)
    - » Another option: If multiple processes in memory: adjust percentage of memory allocated to each one!
- · Conflict Misses:
  - Technically, conflict misses don't exist in virtual memory, since it is a "fully-associative" cache
- · Policy Misses:
  - Caused when pages were in memory, but kicked out prematurely because of the replacement policy
  - How to fix? Better replacement policy lon Stoica CS162 @UCB Spring 2011

Lec 11.15


### **Page Replacement Policies**

- Why do we care about Replacement Policy?
  - Replacement is an issue with any cache
  - Particularly important with pages
    - » The cost of being wrong is high: must go to disk
    - » Must keep important pages in memory, not toss them out
- FIFO (First In, First Out)
  - Throw out oldest page. Be fair let every page live in memory for same amount of time.
  - Bad, because throws out heavily used pages instead of infrequently used pages
- MIN (Minimum):
  - Replace page that won't be used for the longest time
- Great, but can't really know future...
- Makes good comparison case, however
- **RANDOM:** 
  - Pick random page for every replacement
  - Typical solution for TLB's. Simple hardware
  - Unpredictable

Ion Stoica CS162 ©UCB Spring 2011

### **Replacement Policies (Con't)**

- LRU (Least Recently Used):
  - Replace page that hasn't been used for the longest time
  - Programs have locality, so if something not used for a while, unlikely to be used in the near future.
  - Seems like LRU should be a good approximation to MIN.
- · How to implement LRU? Use a list!



- LRU page is at tail
- Problems with this scheme for paging?
  - List operations complex
    - » Many instructions for each hardware access
- In practice, people approximate LRU (more later)

2/28

Ion Stoica CS162 ©UCB Spring 2011

Lec 11.17

### **Example: FIFO**

- Suppose we have 3 page frames, 4 virtual pages, and following reference stream:
  - -ABCABDADBCB
- Consider FIFO Page replacement:

Ref:	Α	В	С	Α	В	D	Α	D	В	С	В
Page:											
1	Α					D				С	
2		В					Α				
3			С						В		

- FIFO: 7 faults.
- When referencing D, replacing A is bad choice, since need A again right away

2/28 Ion Stoica CS162 ©UCB Spring 2011

Lec 11.18

### **Example: MIN**

- · Suppose we have the same reference stream:
  - -ABCABDADBCB
- Consider MIN Page replacement:

Ref:	Α	В	С	Α	В	D	Α	D	В	С	В
Page:											
1	Α									С	
2		В									
3			С			D					

- MIN: 5 faults
- Look for page not referenced farthest in future.
- What will LRU do?
  - Same decisions as MIN here, but won't always be true!

2/28

Ion Stoica CS162 ©UCB Spring 2011

Lec 11.19


### When will LRU perform badly?

- Consider the following: A B C D A B C D A B C D
- · LRU Performs as follows (same as FIFO here):

					(							
Ref:	Α	В	С	D	Α	В	С	D	Α	В	С	D
Page:												
1	Α			D			С			В		
2		В			Α			D			C	
3			С			В			Α			D

- Every reference is a page fault!
- · MIN Does much better:

	Ref: Page:	Α	В	С	D	Α	В	С	D	Α	В	С	D
	1	Α									В		
	2		В					С					
2/2	3			С	D								



# **5min Break** Ion Stoica CS162 ©UCB Spring 2011

### **Administrivia**

- · Project 1
  - Code: Tuesday, March 1st
  - Final document, peer evaluation: Wednesday, March 2nd
- Midterm next week:
  - Wednesday, March 9th
  - Closed book, one page of hand-written notes (both sides)
- Midterm Topics: Everything up to this Wednesday, March 2<sup>nd</sup>

2/28 Ion Stoica CS162 ©UCB Spring 2011 Lec 11.22

### **Adding Memory Doesn't Always Help Fault Rate**

- Does adding memory reduce number of page faults?

   Yes for LRU and MIN
  - Not necessarily for FIFO! (Called Belady's anomaly)

Page:	Α	В	С	D	Α	В	E	Α	В	С	D	Е
1	Α			D			Е					
2		В			Α					С		
3			С			В					D	
Page:	Α	В	С	D	Α	В	Е	Α	В	С	D	Ε
1	Α						Е				_	
							=				D	
2		В					_	Α			ט	Е
3		В	С				<b>E</b>	Α	В		ט	E

- · After adding memory:

  - With FIFO, contents can be completely different
     In contrast, with LRU or MIN, contents of memory with X pages are a subset of contents with X+1 Page

### **Implementing LRU & Second Chance**

- Perfect:
  - Timestamp page on each reference
  - Keep list of pages ordered by time of reference
  - Too expensive to implement in reality for many reasons
- Second Chance Algorithm:
  - Approximate LRU
  - » Replace an old page, not the oldest page
  - FIFO with "use" bit
- Details
  - A "use" bit per physical page
  - On page fault check page at head of queue
    - » If use bit=1 → clear bit, and move page at tail (give the page second chance!)
    - » If use bit=0 → replace page
  - Moving pages to tail still complex

2/28

2/28

Ion Stoica CS162 ©UCB Spring 2011

Lec 11.25

### **Clock Algorithm**

- Clock Algorithm: more efficient implementation of second chance algorithm
  - Arrange physical pages in circle with single clock hand
- Details:
  - On page fault:
    - » Advance clock hand (not real time)
    - » Check use bit: 1→used recently; clear and leave it alone 0→selected candidate for replacement
  - Will always find a page or loop forever?
- What if hand moving slowly?
  - Good sign or bad sign?
    - » Not many page faults and/or find page quickly
- What if hand is moving quickly?
  - Lots of page faults and/or lots of reference bits set




Loto of page faulte affairer foto of fotorollos blic co

Lec 11.26

### **Second Chance Illustration**


- · Max page table size 4
  - Page B arrives
  - Page A arrives
  - Access page A
  - Page D arrives
  - Page C arrives





### **Second Chance Illustration**


Ion Stoica CS162 ©UCB Spring 2011


- · Max page table size 4
  - Page B arrives
  - Page A arrives
  - Access page A
  - Page D arrives
  - Page C arrives
  - Page F arrives





























### Nth Chance version of Clock Algorithm

- Nth chance algorithm: Give page N chances
  - OS keeps counter per page: # sweeps
  - On page fault, OS checks use bit:
    - » 1⇒clear use and also clear counter (used in last sweep)
    - » 0⇒increment counter; if count=N, replace page
  - Means that clock hand has to sweep by N times without page being used before page is replaced
- How do we pick N?
  - Why pick large N? Better approx to LRU
    - » If N ~ 1K, really good approximation
  - Why pick small N? More efficient
    - » Otherwise might have to look a long way to find free page
- What about dirty pages?
  - Takes extra overhead to replace a dirty page, so give dirty pages an extra chance before replacing?
  - Common approach:
    - » Clean pages, use N=1
    - » Dirty pages, use N=2 (and write back to disk when N=1)

      Lec 11.39

### **Clock Algorithms: Details**

- · Which bits of a PTE entry are useful to us?
  - Use: Set when page is referenced; cleared by clock algorithm
  - Modified: set when page is modified, cleared when page written to disk
  - Valid: ok for program to reference this page
  - Read-only: ok for program to read page, but not modify
    - » For example for catching modifications to code pages!
- · Do we really need hardware-supported "modified" bit?
  - No. Can emulate it (BSD Unix) using read-only bit
    - » Initially, mark all pages as read-only, even data pages
    - » On write, trap to OS. OS sets software "modified" bit, and marks page as read-write.
    - » Whenever page comes back in from disk, mark read-only

Ion Stoica CS162 ©UCB Spring 2011

### Clock Algorithms Details (continued)

- Do we really need a hardware-supported "use" bit?
  - No. Can emulate it using "invalid" bit:
    - » Mark all pages as invalid, even if in memory
    - » On read to invalid page, trap to OS
    - » OS sets use bit, and marks page read-only
  - When clock hand passes by, reset use bit and mark page as invalid again

2/28

Ion Stoica CS162 ©UCB Spring 2011

Lec 11.41

### **Summary (2/2)**

- · Replacement policies
  - FIFO: Place pages on queue, replace page at end
  - MIN: Replace page that will be used farthest in future
  - LRU: Replace page used farthest in past
- Clock Algorithm: Approximation to LRU
  - Arrange all pages in circular list
  - Sweep through them, marking as not "in use"
  - If page not "in use" for one pass, than can replace
- Second-Chance List algorithm: Yet another approx LRU
  - Divide pages into two groups, one of which is truly LRU and managed on page faults.

2/28

Ion Stoica CS162 ©UCB Spring 2011

Lec 11.43

### **Summary (1/2)**

- TLB is cache on translations
  - Fully associative to reduce conflicts
  - Can be overlapped with cache access
- Demand Paging:
  - Treat memory as cache on disk
  - Cache miss ⇒ get page from disk
- Transparent Level of Indirection
  - User program is unaware of activities of OS behind scenes
  - Data can be moved without affecting application correctness

Ion Stoica CS162 ©UCB Spring 2011

2/28