



- Programs are written as if there are only two kinds of memory: main memory and disk
- Programmer is responsible for moving data from disk to memory (e.g., file I/O)
- Hardware is responsible for moving data between memory and caches
- Compiler is responsible for moving data between memory and registers

Prof. Bodik CS 164 Lecture 17


4

6

Current Trends

- Cache and register sizes are growing slowly
- Processor speed improves faster than memory speed and disk speed
 - The cost of a cache miss is growing
 - The widening gap is bridged with more caches
- It is very important to:
 - Manage registers properly
 - Manage caches properly
- Compilers are good at managing registers

Prof. Bodik CS 164 Lecture 17





Prof. Bodik CS 164 Lecture 17


History


- Register allocation is as old as intermediate code
- Register allocation was used in the original FORTRAN compiler in the '50s
 - Very crude algorithms
- A breakthrough was not achieved until 1980 when Chaitin invented a register allocation scheme based on graph coloring
 - Relatively simple, global and works well in practice

Prof. Bodik CS 164 Lecture 17












{b,c,e,f}


10


—{b}

























20















- Since optimistic coloring failed we must spill temporary \mathbf{f}
- We must allocate a memory location as the home of f
- Typically this is in the current stack frame
 Call this address fa
- Before each operation that uses f, insert f := load fa
- After each operation that defines f, insert store f, fa Prof. Bodik CS 164 Lecture 17 28







- The new liveness information is almost as before
- f is live only
 - Between a f := load fa and the next instruction
 Between a store f, fa and the preceding instr.
- Spilling reduces the live range of f
- And thus reduces its interferences
- Which result in fewer neighbors in RIG for f


Prof. Bodik CS 164 Lecture 17

31

33




- The only changes are in removing some of the edges of the spilled node
- In our case f still interferes only with c and d
- And the resulting RIG is 3-colorable







- Additional spills might be required before a coloring is found
- · The tricky part is deciding what to spill
- Possible heuristics:
 - Spill temporaries with most conflicts
 - Spill temporaries with few definitions and uses
 - Avoid spilling in inner loops
- · Any heuristic is correct

Prof. Bodik CS 164 Lecture 17







Conclusions

- Register allocation is a "must have" optimization in most compilers:
 - Because intermediate code uses too many temporaries
 - Because it makes a big difference in performance
- Graph coloring is a powerful register allocation schemes
- Register allocation is more complicated for CISC machines

Prof. Bodik CS 164 Lecture 17

37