Write and Synthesize a Two-Stage SMIPSv2 Processor

CS250 Laboratory 2 (Version 092509a)
September 25, 2009
Yunsup Lee

For the second lab assignment, you are to write an RTL model of a two-stage pipelined SMIPSv2 processor using Verilog and to synthesize your RTL model. After producing a working RTL model, you will attempt to optimize your design to increase performance and/or decrease area. The deliverables for this lab are (a) your optimized Verilog source and all of the scripts necessary to completely synthesize your RTL implementation checked into SVN, (b) two assembly test programs and two C benchmark programs to test your implementation, and (c) written answers to the critical questions given at the end of this document. The lab assignment is due at the start of class on Thursday, September 24. You must submit your written answers electronically by adding a directory titled writeup to your lab project directory (lab2/trunk/writeup). Electronic submissions must be in plain text or PDF format.

You are encouraged to discuss your design with others in the class, but you must turn in your own work. The two-stage pipeline should perform instruction fetch in the first stage, while the second pipeline stage should do everything else including data memory access. Since SMIPS does not have a branch delay slot, you will need to handle branches carefully to ensure that incorrect instructions are not accidental executed.

If you need to refresh your memory about pipelining and the MIPS instruction set, we recommend Computer Organization and Design: The Hardware/Software Interface, Fourth Edition, by Patterson and Hennessey. More detailed information about the SMIPS architecture can be found in the SMIPS Processor Specification. For more information about using Synopsys VCS for Verilog simulation consult Tutorial 4: Simulating Verilog RTL using Synopsys VCS. To learn more about Synopsys Design Compiler for synthesis please refer to Tutorial 5: RTL-to-Gates Synthesis using Synopsys Design Compiler. Detailed information about building, running, and writing SMIPS assembly and C codes could be found in Tutorial 3: Build, Run, and Write SMIPS Programs.

For this assignment, you should focus on writing clean synthesizable code that follows the coding guidelines discussed in section. In particular, place most of your logic in leaf modules and use structural Verilog to connect the leaf modules in a hierarchy. Avoid tricky hardware optimizations at this stage, but make sure to separate out datapath and memory components from control circuitry. The system diagram in Figure 4 can be used as an initial template for your SMIPS processor implementation, but please treat it as a suggestion. Your objective in this lab is to implement the SMIPSv2 ISA, not to implement the system diagram so feel free to add new control signals, merge modules, or make any other modifications to the system.

Processor Interface

Your processor should be in a module named smipsProc and must have the interface shown in Figure 2. We have provided you with a test harness that will drive the inputs and check the outputs of your design. The test harness includes the data and instruction memories. We have provided separate instruction and data memory ports to simplify the construction of the two stage
module smipsProc
(
    input clk, reset,
    input [7:0] testrig_fromhost, // Testrig fromhost port
    output [7:0] testrig_tohost, // Testrig tohost port (must reset to zero)
    output [31:0] imemreq_bits_addr, // Inst mem port: addr to fetch
    output imemreq_val, // Inst mem port: is imem request valid?
    input [31:0] imemresp_bits_data, // Inst mem port: returned instruction
    output dmemreq_bits_rw, // Data mem port: read or write (r=0/w=1)
    output [31:0] dmemreq_bits_addr, // Data mem port: read/write address
    output [31:0] dmemreq_bits_data, // Data mem port: write data
    output dmemreq_val, // Data mem port: is dmem request valid?
    input [31:0] dmemresp_bits_data // Data mem port: returned read data
);

pipeline, but both ports access the same memory space. The memory ports can only access 32-bit words, and so the lowest two bits of the addresses are ignored (i.e., only imemreq_bits_addr[31:2] and dmemreq_bits_addr[31:2] are significant). To make an instruction memory request, set imemreq_bits_addr to the fetch address and set imemreq_val to one. The data will be returned combinatorially (i.e. there are no clock edges between when a request is made and when the response returns). To make a data memory request set dmemreq_bits_rw to zero for a load or one for a store, set dmemreq_bits_addr to the address, set dmemreq_bits_data to the store data if needed, and finally set dmemreq_val to one. The data will be returned combinatorially for loads, while for stores the data will be written at the end of the current clock cycle. Notice that the data write bus is a separate unidirectional bus from the data read bus. Bidirectional tri-state buses are usually avoided on chip in ASIC designs.
Test Harness

We are providing a test harness to connect to your processor model. The test harness is identical to the one described in Tutorial 4: Simulating Verilog RTL using Synopsys VCS. The test harness loads a SMIPS executable (VMH format) into the memory. The provided makefile can build both assembly tests as well as C benchmarks to run on your processor. The test harness will clock the simulation until it sees a non-zero value coming back on the testrig tohost register, signifying that your processor has completed a test program. The testrig tohost port should be set to zero on reset. A very simple test program is shown in Figure 3.

```
# 0x1000: Reset vector.
    addiu $2, $0, 1  # Load constant 1 into register r2
    mtc0 $2, $21     # Write tohost register in COP0
loop : beq $0, $0, loop  # Loop forever
```

Figure 3: Simple test program

Implemented Instructions

The SMIPS instruction set is a simplified version of the full MIPS32 instruction set. Consult the SMIPS Processor Specification for more details about the SMIPS architecture. You may also want to read Tutorial 3: Build, Run, and Write SMIPS Programs. For this lab assignment, you will only be implementing the SMIPSv2 subset. Figure 5 shows the 35 instructions which make up the SMIPSv2 subset.

You do not need to support any exceptions or interrupt handling (apart from reset). The only pieces of the system coprocessor 0 you have to implement are the tohost and fromhost registers, and the MTC0 and MFC0 instructions that access these registers. These registers are used to communicate with the test harness. The test harness drives testrig fromhost, while you should implement an 8-bit register in COP0 which drives the testrig tohost port of the smipsProc module interface.

Getting Started

All of the CS250 laboratory assignments should be completed on an EECS instructional machine. Please see the course website for more information on the computing resources available for CS250 students. Once you have logged into an EECS Instructional you will need to setup the CS250 toolflow with the following commands.

```
% source ~/cs250/tools/cs250.bashrc
```

Note that to use the toolflow you need to use bash, which might not be your default shell on the instructional machine. Login to update.eecs.berkeley.edu to change your default shell. Please ask the TA if you have any questions.

You will be using SVN to manage your CS250 laboratory assignments. Please see Tutorial 1: Using SVN to Manage Source RTL for more information on how to use SVN. Every student has their own directory in the repository which is not accessible to other students. Assuming your username is yunsup, you can checkout your personal SVN directory using the following command.

```
```
% svn checkout $SVNREPO/yunsup vc

To begin the lab you will need to make use of the lab harness located in ~cs250/lab2. The lab harness provides makefiles, scripts, and the Verilog test harness required to complete the lab. The following commands copy the lab harness into your SVN directory and adds the new project to SVN.

% cd vc
% mkdir lab2
% svn add lab2
% cd lab2
% mkdir trunk branches tags
% cd trunk
% LAB2_ROOT='pwd'
% cp -R ~cs250/lab2/v-smipsv2-2stage/* $LAB2_ROOT
% cd ..
% svn add *
% svn commit -m "Initial checkin"
% svn update

The resulting lab2/trunk project directory contains the following primary subdirectories: src contains your source Verilog; build contains automated makefiles and scripts for building your design; smips-tests contains local test assembly programs; and smips-bmarks contains local C benchmark programs. The src directory contains the smipsTestHarness Verilog module and various SMIPS instruction constants you may find helpful in smipsInst.v.

The src directory contains the Verilog test harness and other Verilog modules you will need in this lab assignment. The files marked with (empty) are the files you need to fill in. We recommend to break down the datapath into fine grain modules, for example, consider making a separate file for the register file and the ALU.

- smipsCore_rtl.v - SMIPS core (SMIPS processor + magic memory)
- smipsCore_synth.v - SMIPS core (SMIPS processor + dummy memory)
- smipsProc.v (empty) - SMIPS processor
- smipsProcCtrl.v (empty) - Control part of the SMIPS processor
- smipsProcDpath.v (empty) - Datapath part of the SMIPS processor
- smipsInst.v - SMIPS instruction definition
- smipsTestHarness_rtl.v - Test harness for the RTL model
- smipsTestHarness_gl.v - Test harness for the gate-level simulation

The build directory contains the following subdirectories which you will use when synthesizing your design.

- vcs-sim-rtl - RTL simulation using Synopsys VCS
- dc-syn - Synthesis using Synopsys Design Compiler
- vcs-sim-gl-syn - Post synthesis gate-level simulation using Synopsys VCS
Each subdirectory includes its own makefile and additional script files. If you end up adding more files, you will have to make modification to these script files as you push your design through the toolflow. Once you have all the tools working you can use the toplevel makefile in the build directory to run multiple tools at once. For example, once all the scripts are properly setup you should be able to use the following command to synthesize, and do post synthesis gate-level netlist simulation.

```bash
% cd $LAB2_ROOT/build
% make vcs-sim-gl-syn
```

Now go ahead and start adding your code to the src directory. Then you can use the following commands to build local assembly tests and C benchmarks, run them on the SMIPS ISA simulator, build your simulator, run assembly level tests, run benchmarks in verification mode, and run benchmarks in performance mode. You will need to modify the makefile so that it has a listing of all your Verilog source files. Some of the tracing code in smipsTestHarness is specific to the staff’s reference implementation, so you should feel free to modify it as needed. Consult Tutorial 1: Simulating Verilog RTL using Synopsys VCS for more information.

```bash
% cd $LAB2_ROOT/smips-tests
% make
% make run
% cd $LAB2_ROOT/smips-bmarks
% make
% make run-host
% make run-smips
% cd $LAB2_ROOT/build/vcs-sim-rtl
% make
% make run-asm-tests
% make run-bmarks-test
% make run-bmarks-perf
```

### Use Dummy Memory to Model Combinational Delay

For this lab you will be using a dummy memory to model the combinational delay through the instruction and data memories. The dummy memory combinationally connects the memory request bus to the memory response bus with a series of standard-cell buffers. Obviously, this is not functionally correct, but it should help you analyze more reasonable critical paths in your design. In the final lab you will use small SRAM cells which have synchronous read ports and thus they would force you to change your microarchitecture. For now you will limit yourself to a dummy memory and a simpler two stage pipeline. To use the dummy memory for synthesis, you need to make a symlink to the corresponding makefile.

```bash
% cd $LAB2_ROOT/build/dc-syn
% ln -s Makefile.dummy Makefile
% make
```

To do post synthesis net-list simulation, you need to switch back to magic memory to generate functionally correct code.
% cd $LAB2_ROOT/build/dc-syn
% rm -f Makefile
% ln -s Makefile.combinational Makefile
% make
% cd $LAB2_ROOT/build/vcs-sim-gl-syn
% make
% make run

Guidelines for Lab Grading

Your final lab submission should pass all of the assembly tests and also be able to successfully run
the globally installed benchmarks on both RTL simulation and gate-level netlist simulation. When
you first start working on your processor it will not pass the multiply benchmark. This is because
the multiply benchmark is incomplete. You will finish writing the benchmark in Question 4 of this
lab assignment (see end of the document for the lab questions). You need to submit two assembly
test programs and two C benchmark programs (not counting the multiply benchmark), and we will
run your programs on others processor. Results will be reported. Another metric for lab grading
will be post synthesis area using the 2ns time constraint with the dummy memories. Your
results on this will be reported as well.

Lab Hints and Tips

This section contains several hints and tips which should help you in completing the lab assignment.

Tip 1: Use Incremental Development

We suggest taking an incremental approach when implementing the two-stage SMIPSv2 proces-
sor. Start by implementing just a few instructions and verify that they are working before slowly
adding more instructions. Feel free to make use of the `cs250/examples/smipsv1-1stage-v
code discussed in Tutorial 4. You can begin by moving some of the smipsv1-1stage-v code
into your lab 1 project directory and verifying that it still passes the SMIPSv1 tests. Then cre-
ate a two-stage SMIPSv1 processor and verifying that it can pass the five SMIPSv1 tests. The
simplest approach for handling branches is for the fetch stage to always “predict” not-taken.
Branches and jumps resolve in the execute stage; thus if the branch or jump was actually taken
then you simply set the PC multiplexer appropriately and kill the instruction currently in the
fetch stage. You can kill an instruction by inserting a NOP into the instruction register. Once
you have a two-stage SMIPSv1 processor working, begin to refine the system into the two-stage
SMIPSv2 system show in Figure 4 (for example you might want to create a separate branch ad-
dress generator). After adding support for lui and ori, your processor should be able to pass the
following SMIPSv2 tests: smipsv2_simple.S, smipsv2_addiu.S, smipsv2_bne.S, smipsv2_lw.S,
smipsv2_sw.S, smipsv2_ori.S, and smipsv2_lui.S.

Now you can gradually add additional instructions and attempt to incrementally pass more of the
assembly test suite. We strongly discourage implementing the entire system and all instructions
before trying to pass any tests. A more incremental approach will greatly reduce your verification
time.
Tip 2: Make Use of the Verilog Component Library

We have provided you with a very simple Verilog Component Library (VCLIB) which you may find useful for this lab. VCLIB includes simple mux, register, arithmetic, and memory modules. It is installed globally at `~cs250/install/vclib`. Examine the makefile included in the lab harness to see how to link in the library.

Tip 3: Use a Semi-Behavioral ALU

Consider using a more behavioral implementation of the ALU for a start. Instead of trying to design an optimized gate-level ALU, use a conditional statement to select the result from among the various built-in Verilog operators. For example, an incomplete ALU module might use the following Verilog.

```verilog
assign out = ( fn == 4'd0 ) ? ( in0 + in1 ) : ( fn == 4'd1 ) ? ( in0 - in1 ) : ( fn == 4'd2 ) ? ( $signed(in0) < $signed(in1) ) : ( fn == 4'd3 ) ? ( $signed($signed(in1) >>> in0[4:0]) ) : 32'bx;
```

It would not be surprising if this code synthesized into four separate arithmetic blocks (an adder, a subtractor, a comparators, and a shifter) and an output multiplexer. This is obviously not the desired hardware; you would like to use the same adder for the addition, subtraction, and comparison operations. Although not an ideal representation of the desired hardware, this ALU is still synthesizable making it “semi-behavioral”. It makes an excellent initial ALU implementation. Implementing signed arithmetic in Verilog can be tricky. The above example shows one way to implement a signed comparison and an arithmetic right shift.

Notice that in the system diagram shown in Figure 4, LUI would be implemented by using the ALU to shift the zero-extended immediate 16 bits to the left. You can select the constant 16 in the operand 1 mux to act as the shift amount for this shift.

Tip 4: Handle Reset Carefully

It is very important to plan how you will handle reset. Figure 4 highlights those state elements which you should probably reset. The SMIPS Processor Specification states that the tohost register must be reset to zero. Ask yourself what should the PC and the IR be reset to? If you would like, you can use the `vcRDFF_pf` module in the VCLIB for these state elements.

Tip 5: Use Text Tracing Wisely

When you first try compiling with the lab 1 harness you will probably see several “Cross module resolution failed” VCS errors. These errors are because the smipsTestHarness module includes references to signals and nets that are in the staff’s implementation of lab 1 but are probably not in your implementation. They are there to illustrate a technique for text tracing. We recommend adding some text tracing to your smipsTestHarness such that the value of various nets in your processor are displayed each cycle (one cycle per line). See the smipsv1-1stage-v code for an example of text tracing. A common debugging technique is to first try running a test program on your processor. From examining the text trace you should be able to get a good feel for how
your processor is executing. If you need to do more detailed debugging, then start Discovery Visualization Environment (DVE) and use the waveform viewer to trace more signals. See Tutorial 4 for more on using DVE.

**Tip 6: Run Tests Individually**

Although the makefile contains convenient targets for running all of the assembly tests at once, when you are initially debugging your processor you will want to get a simple test working before trying all of the tests. The following commands will build the simulator, build the `smipsv1_simple.S` test, and then run the test on the simulator. After running the test you can open the `smipsv1_simple.S.out` file to examine the text trace output. Each assembly test is a self-checking test. If the test passes, it will write one to the `tohost` register and the test harness will stop and print *** PASSED ***. If the test fails, it will write a value greater than one to the `tohost` register and the test harness will stop and print *** FAILED ***. For SMIPSv2 tests, the value in the `tohost` register corresponds to which test case in the assembly test failed. Consult the appropriate SMIPSv2 assembly test file to learn more about the specific test case.

```
% cd $LAB2_ROOT/build/vcs-sim-rtl
% make smipsv1_simple.S.out
```

**Tip 7: Use the SMIPS Assembly and Objdump Files for Debugging**

When debugging your processor, you should consult both the SMIPS assembly file as well as the objdump file. The assembly test files are installed globally at `/cs250/install/smips-tests`. Parallel to the `smipsv1_simple.S.vmh` you will also see a `smipsv1_simple.S.dump` file. The objdump file shows the exact instructions (and their addresses) which make up the corresponding assembly test. By examining which PC’s your processor is executing and correlating this to the objdump and assembly file you should be able to figure out what your processor is doing.

**Tip 8: Use the SMIPSv2 ISA Simulator as a Reference**

When you make a new assembly test program or a new C benchmark program, run it on the ISA simulator first to confirm that it is functionally correct. For more information consult *Tutorial 3*. 
Figure 4: Two-Stage Pipeline for SMIPSv2 Processor. Shaded state elements need to be correctly loaded on reset.
## SMIPSv2 Instruction Set

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Field 1</th>
<th>Field 2</th>
<th>Field 3</th>
<th>Field 4</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>000000</td>
<td>000000</td>
<td>000000</td>
<td>000000</td>
<td>000000</td>
<td>SLL rd, rt, shamt</td>
</tr>
<tr>
<td>000000</td>
<td>000000</td>
<td>000000</td>
<td>000000</td>
<td>001000</td>
<td>JR rs</td>
</tr>
<tr>
<td>000000</td>
<td>000000</td>
<td>000000</td>
<td>000000</td>
<td>001001</td>
<td>JAL Rs</td>
</tr>
<tr>
<td>000000</td>
<td>000000</td>
<td>000000</td>
<td>000000</td>
<td>001000</td>
<td>SRA rd, rt, shamt</td>
</tr>
<tr>
<td>000000</td>
<td>000000</td>
<td>000000</td>
<td>000000</td>
<td>001001</td>
<td>JALR Rs</td>
</tr>
<tr>
<td>000000</td>
<td>000000</td>
<td>000000</td>
<td>000000</td>
<td>001000</td>
<td>SLTI rt, rs, signed-imm.</td>
</tr>
<tr>
<td>000000</td>
<td>000000</td>
<td>000000</td>
<td>000000</td>
<td>001001</td>
<td>JALR Rs</td>
</tr>
<tr>
<td>000000</td>
<td>000000</td>
<td>000000</td>
<td>000000</td>
<td>001000</td>
<td>SLTU rt, rs, signed-imm.</td>
</tr>
<tr>
<td>000000</td>
<td>000000</td>
<td>000000</td>
<td>000000</td>
<td>001001</td>
<td>JALR Rs</td>
</tr>
<tr>
<td>000000</td>
<td>000000</td>
<td>000000</td>
<td>000000</td>
<td>001000</td>
<td>AND rt, rt, rt</td>
</tr>
<tr>
<td>000000</td>
<td>000000</td>
<td>000000</td>
<td>000000</td>
<td>001001</td>
<td>JALR Rs</td>
</tr>
<tr>
<td>000000</td>
<td>000000</td>
<td>000000</td>
<td>000000</td>
<td>001000</td>
<td>OR rt, rt, rt</td>
</tr>
<tr>
<td>000000</td>
<td>000000</td>
<td>000000</td>
<td>000000</td>
<td>001001</td>
<td>JALR Rs</td>
</tr>
<tr>
<td>000000</td>
<td>000000</td>
<td>000000</td>
<td>000000</td>
<td>001000</td>
<td>XOR rt, rt, rt</td>
</tr>
<tr>
<td>000000</td>
<td>000000</td>
<td>000000</td>
<td>000000</td>
<td>001001</td>
<td>JALR Rs</td>
</tr>
<tr>
<td>000000</td>
<td>000000</td>
<td>000000</td>
<td>000000</td>
<td>001000</td>
<td>NOR rt, rt, rt</td>
</tr>
<tr>
<td>000000</td>
<td>000000</td>
<td>000000</td>
<td>000000</td>
<td>001001</td>
<td>JALR Rs</td>
</tr>
<tr>
<td>000000</td>
<td>000000</td>
<td>000000</td>
<td>000000</td>
<td>001000</td>
<td>SLT rt, rt, rt</td>
</tr>
<tr>
<td>000000</td>
<td>000000</td>
<td>000000</td>
<td>000000</td>
<td>001001</td>
<td>JALR Rs</td>
</tr>
<tr>
<td>000000</td>
<td>000000</td>
<td>000000</td>
<td>000000</td>
<td>001000</td>
<td>SLTU rt, rt, rt</td>
</tr>
<tr>
<td>000000</td>
<td>000000</td>
<td>000000</td>
<td>000000</td>
<td>001001</td>
<td>JALR Rs</td>
</tr>
</tbody>
</table>

## Load and Store Instructions

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Field 1</th>
<th>Field 2</th>
<th>Field 3</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>100011</td>
<td>src</td>
<td>dest</td>
<td>signed offset</td>
<td>LW rt, offset(rs)</td>
</tr>
<tr>
<td>101011</td>
<td>src</td>
<td>dest</td>
<td>signed offset</td>
<td>SW rt, offset(rs)</td>
</tr>
</tbody>
</table>

## I-Type Computational Instructions

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Field 1</th>
<th>Field 2</th>
<th>Field 3</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>001001</td>
<td>src</td>
<td>dest</td>
<td>signed immediate</td>
<td>ADDU rt, rs, signed-imm.</td>
</tr>
<tr>
<td>001010</td>
<td>src</td>
<td>dest</td>
<td>signed immediate</td>
<td>SLTI rt, rs, signed-imm.</td>
</tr>
<tr>
<td>001011</td>
<td>src</td>
<td>dest</td>
<td>signed immediate</td>
<td>SLTIU rt, rs, signed-imm.</td>
</tr>
<tr>
<td>001100</td>
<td>src</td>
<td>dest</td>
<td>zero-ext. immediate</td>
<td>ANDI rt, rs, zero-ext-imm.</td>
</tr>
<tr>
<td>001101</td>
<td>src</td>
<td>dest</td>
<td>zero-ext. immediate</td>
<td>ORI rt, rs, zero-ext-imm.</td>
</tr>
<tr>
<td>001110</td>
<td>src</td>
<td>dest</td>
<td>zero-ext. immediate</td>
<td>XORI rt, rs, zero-ext-imm.</td>
</tr>
<tr>
<td>001111</td>
<td>00000</td>
<td>dest</td>
<td>zero-ext. immediate</td>
<td>LUI rt, zero-ext-imm.</td>
</tr>
</tbody>
</table>

## R-Type Computational Instructions

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Field 1</th>
<th>Field 2</th>
<th>Field 3</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>000000</td>
<td>000000</td>
<td>dest</td>
<td>shamt</td>
<td>SLL rd, rt, shamt</td>
</tr>
<tr>
<td>000000</td>
<td>000000</td>
<td>dest</td>
<td>shamt</td>
<td>SRL rd, rt, shamt</td>
</tr>
<tr>
<td>000000</td>
<td>000000</td>
<td>dest</td>
<td>shamt</td>
<td>SRA rd, rt, shamt</td>
</tr>
<tr>
<td>000000</td>
<td>000000</td>
<td>dest</td>
<td>shamt</td>
<td>SRLV rd, rt, shamt</td>
</tr>
<tr>
<td>000000</td>
<td>000000</td>
<td>dest</td>
<td>shamt</td>
<td>SRAV rd, rt, shamt</td>
</tr>
<tr>
<td>000000</td>
<td>000000</td>
<td>dest</td>
<td>shamt</td>
<td>ADDU rd, rs, rt</td>
</tr>
<tr>
<td>000000</td>
<td>000000</td>
<td>dest</td>
<td>shamt</td>
<td>SUBU rd, rs, rt</td>
</tr>
<tr>
<td>000000</td>
<td>000000</td>
<td>dest</td>
<td>shamt</td>
<td>AND rd, rs, rt</td>
</tr>
<tr>
<td>000000</td>
<td>000000</td>
<td>dest</td>
<td>shamt</td>
<td>OR rd, rs, rt</td>
</tr>
<tr>
<td>000000</td>
<td>000000</td>
<td>dest</td>
<td>shamt</td>
<td>XOR rd, rs, rt</td>
</tr>
<tr>
<td>000000</td>
<td>000000</td>
<td>dest</td>
<td>shamt</td>
<td>NOR rd, rs, rt</td>
</tr>
<tr>
<td>000000</td>
<td>000000</td>
<td>dest</td>
<td>shamt</td>
<td>SLT rd, rs, rt</td>
</tr>
<tr>
<td>000000</td>
<td>000000</td>
<td>dest</td>
<td>shamt</td>
<td>SLTU rd, rs, rt</td>
</tr>
</tbody>
</table>

## Jump and Branch Instructions

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Field 1</th>
<th>Field 2</th>
<th>Field 3</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>000010</td>
<td>target</td>
<td></td>
<td></td>
<td>J target</td>
</tr>
<tr>
<td>000011</td>
<td>target</td>
<td></td>
<td></td>
<td>JAL target</td>
</tr>
<tr>
<td>000000</td>
<td>src</td>
<td>000000</td>
<td>000000</td>
<td>BEQ rs, rt, offset</td>
</tr>
<tr>
<td>000000</td>
<td>src</td>
<td>000000</td>
<td>000000</td>
<td>BNE rs, rt, offset</td>
</tr>
<tr>
<td>000000</td>
<td>src</td>
<td>000000</td>
<td>000000</td>
<td>BLEZ rs, rt, offset</td>
</tr>
<tr>
<td>000000</td>
<td>src</td>
<td>000000</td>
<td>000000</td>
<td>BGTZ rs, rt, offset</td>
</tr>
<tr>
<td>000000</td>
<td>src</td>
<td>000000</td>
<td>000000</td>
<td>BLTZ rs, rt, offset</td>
</tr>
<tr>
<td>000000</td>
<td>src</td>
<td>000000</td>
<td>000000</td>
<td>BGEZ rs, rt, offset</td>
</tr>
</tbody>
</table>

## System Coprocessor (COP0) Instructions

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Field 1</th>
<th>Field 2</th>
<th>Field 3</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>010000</td>
<td>000000</td>
<td>dest</td>
<td>cop0src</td>
<td>MFC0 rt, rd</td>
</tr>
<tr>
<td>010000</td>
<td>001000</td>
<td>src</td>
<td>cop0dest</td>
<td>MTC0 rt, rd</td>
</tr>
</tbody>
</table>
Critical Thinking Questions

The primary deliverable for this lab assignment is your optimized Verilog RTL for the two-stage SMIPSv2 processor. In addition, you should prepare written answers to the following questions and turn them in electronically. There is one bonus question: It is challenging, but it serves to illustrate the complexities which can arise when designing hardware which is more complicated than the simple two-stage pipe.

Question 1: Design Partitioning

Tell us how your \texttt{smipsProc} works in detail. Clearly identify on the system diagram shown in Figure 4 which components you placed in your datapath and which components you placed in your control logic. Also clearly highlight all of your control signals including any additional signals which you may have added. If your system differs significantly from the one shown in Figure 4 then draw your own system diagram. Please provide a very brief reasoning for your why you decided to place the instruction register and register write address mux in either the datapath or the control unit.

Question 2: Optimize Your ALU

Use the post-synthesis \*.\texttt{mapped.area.rpt} and \*.\texttt{mapped.resources.rpt} reports to identify how your ALU is being synthesized. How many Synopsys DesignWare components are being inferred? Ideally we should be able to implement the SMIPSv2 ALU with just an adder, a left shifter, a right shifter, and a logic unit. The logic unit would contain bit-wise and, or, nor, and xor. Optimize your ALU for area and push it through the physical toolflow. Report the change in post-synthesis area and performance. Don’t forget to retest your design with your optimized ALU!

Question 3: Evaluate your Processor

Push your processor through synthesis (with 2ns clock period, with dummy memory) and report the following numbers. (Summarize! Don’t just copy and paste.)

- Post-synthesis area of the register file, datapath (excluding register file), and control unit in $\text{um}^2$ from \*.\texttt{mapped.area.rpt}
- Post-synthesis total area of processor (excluding dummy memory) in $\text{um}^2$ from \*.\texttt{mapped.area.rpt}
- Post-synthesis critical path and corresponding effective clock period in nanoseconds from \*.\texttt{mapped.timing.rpt}
- Post-synthesis power estimates from \*.\texttt{mapped.power.rpt}
- Post-synthesis cell count from \*.\texttt{mapped.reference.rpt}
- Post-synthesis Design Ware block usage from \*.\texttt{mapped.resources.rpt}

Question 4: Analyzing a Simple SMIPS Benchmark

For this question you will first write a small SMIPS assembly routine, and then evaluate ISA changes which would affect the performance of that routine. The SMIPSv2 ISA does not include
a multiply instruction, yet you can emulate multiplication using shifts and adds. The following pseudo code illustrates a straightforward algorithm for software multiplication.

```plaintext
function multiply ( op1, op2 ) {
    r1 := op1
    r2 := op2
    r3 := 0

    for ( i = 0; i < 32; i++ ) {
        if ( ( r1 & 0x1 ) == 1 )
            r3 := r3 + r2
        r1 := r1 >> 1
        r2 := r2 << 1
    }

    return r3
}
```

Your first task is to write a software multiplication routine in SMIPS assembly. We have provided you with a C test program and SMIPS assembly template. You can find a C version of the multiply routine in `smips-bmarks/multiply/multiply.c`. Modify `smips-bmarks/multiply/multiply.asm.S` by adding your SMIPS code where indicated. You can then build and test your multiply benchmark using the following commands.

```
% cd $LAB2_ROOT/smips-bmarks
% make
% make run-smips
% cd $LAB2_ROOT/build/vcs-sim-rtl
% make
% make multiply.smips.out
```

Once your multiply routine is working you can evaluate the performance (measured in IPC) with the following commands.

```
% make multiply.smips.perf.out
```

The resulting output will show some statistics including the IPC. In your answer to this question, report the IPC of this benchmark. The multiply routine has two branches: the outer for loop branch and the inner if statement branch. For which branch will your predictor generate good predictions? For which branch will the predictor generate poor predictions?

An SMIPS assembly programmer approaches you and suggests that you add the following conditional add instruction to the SMIPS ISA. The syntax and semantics for this new instruction are shown below.

```
addu.c r3, r2, r1    if ( ( r1 & 0x1 ) == 1 ) r3 := r3 + r2
```

Would this new instruction help? Why? What changes would you need to make to your SMIPSv2 datapath in order to support this new instruction? Do you think these changes would impact the cycle time or area of your design?
Question 5: New Assembly Test Programs and C Benchmark Programs

Tell us about the new assembly tests and new C benchmark programs you committed. What are you trying to test? How do they work? Which corner cases are covered by the test?

Question 6: Do You Need PC+4?

The MIPS32 ISA uses PC+4 for the branch and jump target address. Using PC+4 instead of PC seems arbitrary but it enables a clever designer to eliminate the PC+4 pipeline register. Can you figure out how to remove the PC+4 register while still enabling correct execution? Be careful about back-to-back branches!

Bonus Question: Adding a Simple Branch Predictor

This question requires you to make some modifications to your design and to evaluate the impact those changes have on the performance of your processor. The current two-stage SMIPSv2 design incurs a one-cycle penalty for every taken branch. Your first task is to evaluate the impact this has on the overall performance of your processor. For this question, you will be measuring performance in terms of the number of instructions which are executed per cycle (IPC). Obviously, the IPC of your design cannot exceed one. It can, however, be significantly less than one due to the single cycle taken branch delay penalty. Use the following commands to measure the IPC of your processor.

% cd $LAB2_ROOT/build/vcs-sim-rtl
% make run-bmarks-perf

This should run the installed global benchmarks on your processor and display the IPC for each. You can find IPC as well as other statistics in the corresponding *.pref.out file. Report these IPC numbers in your answer to this question.

Your second task is to add a simple branch predictor to your original SMIPS processor. For more information on branch predictors please consult Computer Organization and Design: The Hardware/Software Interface, by Patterson and Hennessey or the CS252 course lecture slides. The TA would also be happy to chat with you about branch predictors.

Make your changes in such a way that you can build your processor both with and without the branch predictor. For example, you might have two versions of your datapath, control logic, and top-level smipsProc module - one with and one without the predictor. You can then use two different build directories: use build to build your processor without the branch predictor and use build-bpred to build your processor with the branch predictor.

You are now going to sketch a simple predictor. We recommend that you start by implementing this simple predictor. If you have time and are interested, you are welcome to improve the predictor.

You will be implementing a simple direct-mapped branch-target-buffer (BTB). You will not be predicting JR or JALR instructions. These instructions should be handled exactly as they are in the baseline design: squash the fetch stage when taken. Figure 6 shows the modified system diagram. The predictor should contain a small (four entry) table. Each entry in the table is a <pc+4,target> pair. You will also need some form of valid bits so that you can correctly handle uninitialized table entries. You might want to make use of the vcRAM_rst lwir_pf module in VCLIB for your valid bits. The operation of the predictor is described below.
Figure 6: Two-Stage Pipeline for SMIPSv2 Processor with Branch Predictor.
In the fetch stage, the predictor uses the low order bits of PC+4 to index into the table. You use PC+4 instead of the PC because it makes the pipelining simpler. The predictor should read out the corresponding <pc+4,target> pair from the table, and if the PC’s match then this is a hit. You then choose the proper pc_sel signal so that the predicted target gets clocked into the PC on the next cycle. If the PC’s do not match, then this is a miss and you use PC+4 as the next PC. Our simple predictor uses the following invariant: if a PC is in the table then it is always predicted taken, but if a pc is not in the table then we always predict not-taken. Entries are never removed from the table they are only overwritten. Since you are not predicting JR and JALR, we know that the target address is always correct even if your taken/non-taken prediction is incorrect. You do not need to verify the target address, only the taken/not-taken prediction.

You pipeline the predictor hit/miss signal to the execute stage. Because of the invariant mentioned above, this hit/miss bit also tells you if the branch was predicted taken or not-taken. In the execute stage, the predictor should compare the predicted taken/non-taken bit to the calculated taken/not-taken bit. This is how the predictor can determine if there as a misprediction. There are four possible scenarios shown in the following table.

<table>
<thead>
<tr>
<th>Predicted</th>
<th>Actual</th>
<th>Mispredict?</th>
<th>Action to take</th>
</tr>
</thead>
<tbody>
<tr>
<td>taken</td>
<td>taken</td>
<td>no</td>
<td>no action required</td>
</tr>
<tr>
<td>not-taken</td>
<td>taken</td>
<td>yes</td>
<td>kill instr in fetch, update table, pc := branch or jump targ</td>
</tr>
<tr>
<td>taken</td>
<td>non-taken</td>
<td>yes</td>
<td>kill instr in fetch, do not update table, pc := correct pc+4</td>
</tr>
<tr>
<td>not-taken</td>
<td>not-taken</td>
<td>no</td>
<td>no action required</td>
</tr>
</tbody>
</table>

If the branch was predicted not-taken, and it was actually taken (i.e. we enter a loop), then you update the table by adding the appropriate PC+4 and branch or jump target. This corresponds to writing the correct targ and correct pc+4 signals shown in Figure 6. If the branch was predicted taken and it was actually not-taken (i.e. we fall out of a loop), then you do not update the table. You could invalidate the appropriate entry in the table, but to make things simpler you just leave the table unchanged.

There are several subtle issues to be aware of when implementing the predictor. The most important is to carefully think about the situation when there are back-to-back branches. For example, what happens if the execute stage identifies a misprediction, but at the same time there is a branch in the fetch stage which is being predicted taken?

If you are feeling particularly ambitious there are several ways to improve on this simple design including: adding support for JR and JALR prediction, using a set-associative table instead of a direct mapped table, increasing the size of the table, or adding some hysteresis to the table (i.e. it takes more than one taken branch before you predict taken).

For this question, you should submit a description of your branch predictor and the IPC results for your design both with and without the predictor.

Read me before you commit!

- For this lab, you don’t need to commit any build results for VCS or Design Compiler. We will build the design from your Verilog source files.
• If you have added Verilog sources codes or changed the name of the Verilog source codes, however, you must commit the makefiles you’ve changed.

• We will checkout the stuff you committed to the lab2/trunk and use that for lab grading. Feel free to take advantage of branches and tags. We will also checkout the version which was committed just before 12:30pm on Thursday, September 24. Use your late days wisely! If you have used your late days, please email TA.

• To summarize, your SVN tree for lab2 should look like the following:
  /yunsup
  /lab2
  /trunk
   /src: COMMIT STUFF YOU HAVE HERE
   /build
    /dc-syn: COMMIT STUFF IF YOU ADDED NEW SOURCE FILES
    /icc-par: don’t need to commit stuff here
    /pt-pwr: don’t need to commit stuff here
    /vcs-sim-gl-par: don’t need to commit stuff here
    /vcs-sim-gl-syn: COMMIT STUFF IF YOU ADDED NEW SOURCE FILES
    /vcs-sim-rtl: COMMIT STUFF IF YOU ADDED NEW SOURCE FILES
    /smips-tests: COMMIT STUFF YOU HAVE HERE
    /smips-bmarks: COMMIT STUFF YOU HAVE HERE
    /writeup: COMMIT STUFF YOU HAVE HERE
   /branches: feel free to use branches!
   /tags: feel free to use tags!

Acknowledgements

Many people have contributed to versions of this lab over the years. The lab was originally developed for 6.371 Introduction to VLSI Systems course at Massachusetts Institute of Technology by Krste Asanović and Chris Terman. Contributors include: Christopher Batten, John Lazzaro, Yunsup Lee, and John Wawrzynek. Versions of this lab have been used in the following courses:

• 6.371 Introduction to VLSI Systems (2002) - Massachusetts Institute of Technology
• CS250 VLSI Systems Design (2009) - University of California at Berkeley