

UCB CS294-88
Declarative Design:
High-Level Descriptions and
Automated Design-Space Exploration
Introduction

Jonathan Bachrach and Krste Asanović

EECS UC Berkeley


January 22, 2013

How many people have **not**

- taken cs250?
- used Chisel?
- used an HDL?
- used an FPGA?

- goal: Make energy efficient hardware design dramatically easier
- idea 1: Raise level of abstraction further
- idea 2: Increase design space exploration
- class: Seminar lectures, readings, projects
- desire: Jump start research in Aspire

- programming
- compiling
- testing
- debugging
- evaluating



“Iron Law of Design Performance”

$$TD = TP + TC + TT + TD + TE$$


- up until now easy wins from Moore's law
 - speed, area, and power improved exponentially
- now power constrained
 - first parallelism came to rescue
 - next SOCs are leading the charge but now
 - need specialization to get even more energy efficiency
 - more ops/sec requires less energy/op
- billions of transistors
 - complexity growing
 - huge cost to build chips
 - now can't afford to switch all transistors and number is decreasing exponentially

- Specialization
- High Level Design
- Fast Simulation
- Massive Design Space Exploration

- Detailed microarchitecture with major investment
- Limited parameterization and implementation options
- Painful and slow simulation
- Limited design space exploration
- Think recent cs250 projects

- programming language concepts – chisel
- parameterized architectural templates – generators
- algorithm separated from implementation (factored)
- software / hardware codesign


- Best of hardware and software design ideas
- Embedded within Scala language to leverage mindshare and language design
- Algebraic construction and wiring
- Hierarchical, object oriented, and functional construction
- Abstract data types and interfaces
- Bulk connections
- Multiple targets
 - Simulation and synthesis
 - Memory IP is target-specific



- Chisel is just a set of class definitions in Scala and when you write a Chisel program you are actually writing a Scala program,
- Chisel programs produce and manipulate a data structure in Scala using a convenient textual language layered on top of Scala,
- Chisel makes it possible to create powerful and reusable hardware components using modern programming language concepts, and
- the same Chisel description can generate different types of output

- abstract data types and type inference
- object orientation
- functional programming
- domain specific languages
- design patterns


Map(*ins*, $x \Rightarrow x * y$)



Chain(*n*, *in*, $x \Rightarrow f(x)$)



Reduce(*ins*, Max)




- procedural construction of RTL
- parameters drive construction
 - mechanism to thread parameters through hierarchical construction
 - application interface for end clients – XML or JSON
 - different kinds of parameters – set, constrained, and free
 - encode backend dependencies
- hardware / software codesign
 - split into hardware and software
 - support software like compilers, assemblers, loaders etc

```
class Cache(cache_type: Int = DIR_MAPPED,
            associativity: Int = 1,
            line_size: Int = 128,
            cache_depth: Int = 16,
            write_policy: Int = WRITE_THRU
            ) extends Component {
  val io = new Bundle() {
    val cpu = new IoCacheToCPU()
    val mem = new IoCacheToMem().flip()
  }
  val addr_idx_width = log2(cache_depth).toInt
  val addr_off_width = log2(line_size/32).toInt
  val addr_tag_width = 32 - addr_idx_width - addr_off_width - 2
  val log2_assoc      = log2(associativity).toInt
  ...
  if (cache_type == DIR_MAPPED)
    ...
}
```


- need auxiliary software to be generated (e.g., compiler)
- not easy to identify where hardware / software boundary is
- want to leave decision to profiling
- more productive to write in one language
- could imagine creative hardware and JITs

- design application specific instruction processor (ASIP)
- designed in architectural language
- add application specific instructions to base processor
- automatically generates compiler, assembler, core, etc
- \$150K per chip



Tensilica has automated the process of creating customized dataplane processors.

- Can write both audio scripts and engines in Chisel
- Can choose which part is baked into hardware
- For example, can map entire DSP to FPGA or ASIC



- design programmed at high level
- use common patterns for transforming high level design into implementation
- can actually implement these patterns and their transformations directly in Chisel
- in 294-88 we will focus on reifying patterns into chisel

- true multiported
- banked multiported
- stream-buffered multiported
- cached multiported
- replicated state multiported

- to make faster use parallelism – expand space / shrink time
 - unrolling (for processing units)
 - banking (for memories)
 - multiporting (for memories)
 - widen links (for networks)
- to make slower use time multiplexing – shrink space / expand time
 - share links with bus
 - share memories with common memory
 - use multiple cycles on single port
 - multithread computations onto a common pipeline
 - schedule a dataflow graph onto a single ALU

- time multiplex many components using fewer
- vec of virtual components
- stateful wires

```
val cores = TVec(n){ (new Core()).io }  
... wire cores together ...
```

- layer language on top of Chisel (in Scala)
- new datatypes
- operator overloading
- macros

- natural way to write controllers
 - functional combinators
 - state update orthogonal
 - can implement in a variety of fashions
- DO...
 - EXEC(c) a / EXEC a
 - STOP
 - SKIP / WAIT(n)
 - SEQ(a, ...)
 - PAR(a, ...)
 - ALT(c, a1, a2)
 - WHILE(c) a / LOOP a

- Flo and Dbl data types and ops
- Add FP support in C++ backend
- Audio harness with mics, speakers, and controls



- image processing DSL
- factoring into dataflow and scheduling

```
Func halide_blur (Func in) {
  Func tmp, blurred;
  Var x, y, xi, yi;


  // The algorithm
  tmp(x, y) = (in(x-1, y) + in(x, y) + in(x+1, y))/3
  blurred(x, y) = (tmp(x, y-1) + tmp(x, y) + tmp(x, y+1))/3;

  // The schedule
  blurred.tile(x, y, xi, yi, 256, 32)
    .vectorize(xi, 8).parallel(y);
  tmp.chunk(x).vectorize(x, 8);

  return blurred;
}
```


Inline

Compute as needed, do not store




Chunk

Compute, use, then discard subregions




Root

Precompute entire required region



Reuse

Load from an existing buffer



Serial y, Serial x	Serial x, Serial y	Serial y, Vectorized x	Parallel y, Vectorized x	Split x into $2x_0+x_1$, Split y into $2y_0+y_1$, Serial y_0, x_0, y_1, x_1																																																																																																																																																																																																																																
<table border="1"><tr><td>1</td><td>2</td><td>3</td><td>4</td><td>5</td><td>6</td><td>7</td><td>8</td></tr><tr><td>9</td><td>10</td><td>11</td><td>12</td><td>13</td><td>14</td><td>15</td><td>16</td></tr><tr><td>17</td><td>18</td><td>19</td><td>20</td><td>21</td><td>22</td><td>23</td><td>24</td></tr><tr><td>25</td><td>26</td><td>27</td><td>28</td><td>29</td><td>30</td><td>31</td><td>32</td></tr><tr><td>33</td><td>34</td><td>35</td><td>36</td><td>37</td><td>38</td><td>39</td><td>40</td></tr><tr><td>41</td><td>42</td><td>43</td><td>44</td><td>45</td><td>46</td><td>47</td><td>48</td></tr><tr><td>49</td><td>50</td><td>51</td><td>52</td><td>53</td><td>54</td><td>55</td><td>56</td></tr><tr><td>57</td><td>58</td><td>59</td><td>60</td><td>61</td><td>62</td><td>63</td><td>64</td></tr></table>	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	<table border="1"><tr><td>1</td><td>9</td><td>17</td><td>25</td><td>33</td><td>41</td><td>49</td><td>57</td></tr><tr><td>2</td><td>10</td><td>18</td><td>26</td><td>34</td><td>42</td><td>50</td><td>58</td></tr><tr><td>3</td><td>11</td><td>19</td><td>27</td><td>35</td><td>43</td><td>51</td><td>59</td></tr><tr><td>4</td><td>12</td><td>20</td><td>28</td><td>36</td><td>44</td><td>52</td><td>60</td></tr><tr><td>5</td><td>13</td><td>21</td><td>29</td><td>37</td><td>45</td><td>53</td><td>61</td></tr><tr><td>6</td><td>14</td><td>22</td><td>30</td><td>38</td><td>46</td><td>54</td><td>62</td></tr><tr><td>7</td><td>15</td><td>23</td><td>31</td><td>39</td><td>47</td><td>55</td><td>63</td></tr><tr><td>8</td><td>16</td><td>24</td><td>32</td><td>40</td><td>48</td><td>56</td><td>64</td></tr></table>	1	9	17	25	33	41	49	57	2	10	18	26	34	42	50	58	3	11	19	27	35	43	51	59	4	12	20	28	36	44	52	60	5	13	21	29	37	45	53	61	6	14	22	30	38	46	54	62	7	15	23	31	39	47	55	63	8	16	24	32	40	48	56	64	<table border="1"><tr><td>1</td><td>2</td></tr><tr><td>3</td><td>4</td></tr><tr><td>5</td><td>6</td></tr><tr><td>7</td><td>8</td></tr><tr><td>9</td><td>10</td></tr><tr><td>11</td><td>12</td></tr><tr><td>13</td><td>14</td></tr><tr><td>15</td><td>16</td></tr></table>	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	<table border="1"><tr><td>1</td><td>2</td></tr><tr><td>1</td><td>2</td></tr><tr><td>1</td><td>2</td></tr><tr><td>1</td><td>2</td></tr><tr><td>1</td><td>2</td></tr><tr><td>1</td><td>2</td></tr><tr><td>1</td><td>2</td></tr><tr><td>1</td><td>2</td></tr></table>	1	2	1	2	1	2	1	2	1	2	1	2	1	2	1	2	<table border="1"><tr><td>1</td><td>2</td><td>5</td><td>6</td><td>9</td><td>10</td><td>13</td><td>14</td></tr><tr><td>3</td><td>4</td><td>7</td><td>8</td><td>11</td><td>12</td><td>15</td><td>16</td></tr><tr><td>17</td><td>18</td><td>21</td><td>22</td><td>25</td><td>26</td><td>29</td><td>30</td></tr><tr><td>19</td><td>20</td><td>23</td><td>24</td><td>27</td><td>28</td><td>31</td><td>32</td></tr><tr><td>33</td><td>34</td><td>37</td><td>38</td><td>41</td><td>42</td><td>45</td><td>46</td></tr><tr><td>35</td><td>36</td><td>39</td><td>40</td><td>43</td><td>44</td><td>47</td><td>48</td></tr><tr><td>49</td><td>50</td><td>53</td><td>54</td><td>57</td><td>58</td><td>61</td><td>62</td></tr><tr><td>51</td><td>52</td><td>55</td><td>56</td><td>59</td><td>60</td><td>63</td><td>64</td></tr></table>	1	2	5	6	9	10	13	14	3	4	7	8	11	12	15	16	17	18	21	22	25	26	29	30	19	20	23	24	27	28	31	32	33	34	37	38	41	42	45	46	35	36	39	40	43	44	47	48	49	50	53	54	57	58	61	62	51	52	55	56	59	60	63	64
1	2	3	4	5	6	7	8																																																																																																																																																																																																																													
9	10	11	12	13	14	15	16																																																																																																																																																																																																																													
17	18	19	20	21	22	23	24																																																																																																																																																																																																																													
25	26	27	28	29	30	31	32																																																																																																																																																																																																																													
33	34	35	36	37	38	39	40																																																																																																																																																																																																																													
41	42	43	44	45	46	47	48																																																																																																																																																																																																																													
49	50	51	52	53	54	55	56																																																																																																																																																																																																																													
57	58	59	60	61	62	63	64																																																																																																																																																																																																																													
1	9	17	25	33	41	49	57																																																																																																																																																																																																																													
2	10	18	26	34	42	50	58																																																																																																																																																																																																																													
3	11	19	27	35	43	51	59																																																																																																																																																																																																																													
4	12	20	28	36	44	52	60																																																																																																																																																																																																																													
5	13	21	29	37	45	53	61																																																																																																																																																																																																																													
6	14	22	30	38	46	54	62																																																																																																																																																																																																																													
7	15	23	31	39	47	55	63																																																																																																																																																																																																																													
8	16	24	32	40	48	56	64																																																																																																																																																																																																																													
1	2																																																																																																																																																																																																																																			
3	4																																																																																																																																																																																																																																			
5	6																																																																																																																																																																																																																																			
7	8																																																																																																																																																																																																																																			
9	10																																																																																																																																																																																																																																			
11	12																																																																																																																																																																																																																																			
13	14																																																																																																																																																																																																																																			
15	16																																																																																																																																																																																																																																			
1	2																																																																																																																																																																																																																																			
1	2																																																																																																																																																																																																																																			
1	2																																																																																																																																																																																																																																			
1	2																																																																																																																																																																																																																																			
1	2																																																																																																																																																																																																																																			
1	2																																																																																																																																																																																																																																			
1	2																																																																																																																																																																																																																																			
1	2																																																																																																																																																																																																																																			
1	2	5	6	9	10	13	14																																																																																																																																																																																																																													
3	4	7	8	11	12	15	16																																																																																																																																																																																																																													
17	18	21	22	25	26	29	30																																																																																																																																																																																																																													
19	20	23	24	27	28	31	32																																																																																																																																																																																																																													
33	34	37	38	41	42	45	46																																																																																																																																																																																																																													
35	36	39	40	43	44	47	48																																																																																																																																																																																																																													
49	50	53	54	57	58	61	62																																																																																																																																																																																																																													
51	52	55	56	59	60	63	64																																																																																																																																																																																																																													

from Decoupling Algorithms from Schedules for Easy Optimization of Image Processing Pipelines by Ragan-Kelley, Adams, Paris, Levoy Amarasinghe, Durand in siggraph 2012

- hardware / software co-optimization framework for DSP application
- specification of FFT using series of matrix operations
- select streaming or iterative reuse of operations
- easy exploration of design space for given algorithm

$$DFT_4 = L_2^4(I_2 \otimes DFT_2)L_2^4 T_2^4(I_2 \otimes DFT_2)L_2^4 \quad (1)$$

$$\prod_{l_0=0}^{k/d-1} \left(\prod_{l_1=0}^{d-1} (I_{nm/w} \otimes^{sr} (I_{w/n} \otimes A_n)) \right) \quad (2)$$




Fig. 1. Examples of formula elements and their corresponding combinational datapaths.







Fig. 3. Examples of streaming reuse.



(a) No iterative reuse (depth = m):
 $\prod_m A_n$.



(b) Full iterative reuse (depth = 1):
 $\prod_m^{\text{ir}} A_n$.




(c) Partial iterative reuse (depth = d): $\prod_{m/d}^{\text{ir}} (\prod_d A_n)$.

Fig. 5. Examples of iterative reuse.


- complexity
 - solution space – (e.g., joules / op, area, ...)
 - problem space – (e.g., cache size, number cores, ...)
- optimization strategies
 - pareto optimality – dominates
 - blended solution – cost function with constraints
- evaluation
 - simulation
 - analytical
- exploration
 - basic
 - pruning

- assume n objectives
- pareto dominant solution – is at least better in one objective while being at least the same in the others
- pareto optimal solution – if no other solution dominates it




- basic
 - exhaustive
 - randomly sampling
 - guided search
 - ad hoc techniques
- pruning
 - hierarchical exploration
 - Subsampling of the design space
 - subdividing the design space into independent parts
 - sensitivity analysis of design parameters

- input energy budget
- simulation for performance
- ASIC workflow for energy usage
- fed back for refinement




- no gradients and expensive to evaluate design points
- can't afford to explore all combinations
 - potentially explore variance independently
- some optimization approaches only work with restricted formulation

- hardware / software codesign
- grid of experiments




from Energy-Efficient Computing for Extreme-Scale Science by Donofrio et al in IEEE Computer magazine

- setup
 - bottleneck in design loop
 - performance in terms of CPI for instance
 - delay and power estimation through ASIC workflow
- challenges
 - FPGAs slow to synthesize for
 - ASIC workflow slow
 - designs bigger than FPGAs



- seminar with lots of participation
- kickoff of Aspire
- grading 25% based on participation and 75% on projects
- lecture / reading / response
- reading response = good + bad + three questions
- projects (using zedboard)
- start thinking about projects early

- 2 core ARM with FPU running linux
- Xilinx fabric programmed using Xilinx Vivado workflow
- ARM talks to fabric using AXI lite



* SD card cage and QSPI Flash reside on backside of board

- Generators
- Design Patterns
- Embedded Domain Specific Language
- Factored Design
- Hardware / Software Codesign
- Fast Emulation
- Design Space Exploration

- parameterize
- multiple implementations
- create interface to user or optimizer
- examples
 - processors
 - NOC

- implement a design pattern or family of patterns in Chisel
- example ideas
 - multiported memory
 - rate balancing

- invent a new higher level description of hardware
- example ideas
 - functional programming
 - combinators
 - actors

- split into pure algorithm and resource allocation and scheduling
- example domains
 - video
 - audio
 - DSP
 - xactors
 - processors

- hardware and software designed together
- example ideas
 - tensilica style processor generator
 - scripting all the way down
 - hardware and algorithm evolved simultaneously

- performance estimation
- examples
 - Power aware simulation
 - Multiprocessor emulator
 - GPU backend for chisel

- guided exploration of design space
- examples
 - criteria
 - user interface
 - pruning techniques
 - optimization techniques

- read **Rethinking Digital Design: Why Design Must Change?**
- come prepared with
 - the good
 - the bad
 - three questions
- website will be up by the end of the day.