CS 61C: Great Ideas in Computer Architecture (Machine Structures)
Thread Level Parallelism

Instructors:
Randy H. Katz
David A. Patterson
http://inst.eecs.Berkeley.edu/~cs61c/fa10

Agenda
• Review
• More OpenMP
• Strong vs. Weak Scaling
• Administrivia
• Technology Break
• Parallel Peer Instruction
• Summary

Review

• Synchronization requires atomic operations
  – Via Load Linked and Store Conditional in MIPS
• Hardware multithreading to get more utilization from processor
• OpenMP is a simple pragma extension to C
  – Threads, Parallel for, private, critical sections, ...
• Data races lead to subtle parallel bugs
  – Beware private variables vs. shared variables

Simple Parallelization

for (i=0; i<max; i++) zero[i] = 0;

– For loop must have canonical shape for OpenMP to parallelize it
  • Necessary for run-time system to determine loop iterations
– No premature exits from the loop allowed
  • i.e., No break, return, exit, goto statements
The parallel for pragma

```c
#pragma omp parallel for
for (i=0; i<max; i++) zero[i] = 0;
```

- Master thread creates additional threads, each with a separate execution context
- All variables declared outside for loop are shared by default, except for loop index which is private per thread (Why?)
- Implicit synchronization at end of for loop
- Divide index regions sequentially per thread
  - Thread 0 gets 0, 1, ..., (max/n)-1
  - Thread 1 gets max/n, max/n+1, ..., 2*(max/n)-1
  - Why?

OpenMP Reduction

- Reduction: specifies that 1 or more variables that are private to each thread are subject of reduction operation at end of parallel region:
  reduction(operation:var)
  - Operation: operator to perform on the variables (var) at the end of the parallel region
  - Var: One or more variables on which to perform scalar reduction.

```c
#pragma omp for reduction(+:nSum)
for (i = START; i <= END; ++i)
  nSum += i;
```

OpenMP Version 3

```c
#include <omp.h>
#include <stdio.h>
/static long num_steps = 100000;
double step;
void main()
{
  int i; double x, pi, sum = 0.0;
  step = 1.0/(double) num_steps;
#pragma omp parallel for private(x)
  reduction(+:sum)
  for (i=1; i<= num_steps; i++)
  {
    x = (i-0.5)*step;
    sum = sum + 4.0/(1.0+x*x);
  }
  pi = sum / num_steps;
  printf("pi = %.8f\n", pi);
}
```

Note: Don’t have to declare for loop index variable i private, since that is default

OpenMP Timing

- omp_get_wtime – Elapsed wall clock time
```c
double omp_get_wtime(void);
```
- Elapsed wall clock time in seconds. The time is measured per thread, no guarantee can be made that two distinct threads measure the same time. Time is measured from some "time in the past". On POSIX compliant systems the seconds since the Epoch (00:00:00 UTC, January 1, 1970) are returned.
Description of 32 Core System

- Intel Nehalem Xeon 7550
- HW Multithreading: 2 Threads / core
- 8 cores / chip
- 4 chips / board
  ⇒ 64 Threads / system
- 2.00 GHz
- 256 KB L2 cache / core
- 18 MB (!) shared L3 cache / chip

Matrix Multiply in OpenMP

```c
start_time = omp_get_wtime();
#pragma omp parallel private(tmp, i, j, k)
  for (i=0; i<Ndim; i++){
    for (j=0; j<Mdim; j++){
      for(k=0; k<Pdim; k++){
        tmp = 0.0;
        /* C(i,j) = sum(over k) A(i,k) * B(k,j) */
        tmp += *(A+(i*Ndim+k)) * *(B+(k*Pdim+j));
        *(C+(i*Ndim+j)) = tmp;
      }
    }
  }
run_time = omp_get_wtime() - start_time;
```

Notes on Matrix Multiply Example

More performance optimizations available
- Higher compiler optimization (-O2, -O3) to reduce number of instructions executed
- Cache blocking to improve memory performance
- Using SIMD SSE3 Instructions to raise floating point computation rate

Strong vs Weak Scaling

- Strong scaling: problem size fixed
- Weak scaling: problem size proportional to increase in number of processors
  - Speedup on multiprocessor while keeping problem size fixed is harder than speedup by increasing the size of the problem
  - But a natural use of a lot more performance is to solve a lot bigger problem
**32 Core: Speed-up vs. Scale-up**

<table>
<thead>
<tr>
<th>Threads</th>
<th>Time (secs)</th>
<th>Speedup</th>
<th>Time (secs)</th>
<th>Size (Dim)</th>
<th>Fl. Ops x (10^9)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>13.75</td>
<td>1.00</td>
<td>13.75</td>
<td>1000</td>
<td>2.00</td>
</tr>
<tr>
<td>2</td>
<td>13.52</td>
<td>2.00</td>
<td>13.79</td>
<td>1240</td>
<td>3.81</td>
</tr>
<tr>
<td>4</td>
<td>13.79</td>
<td>3.98</td>
<td>1430</td>
<td>3.98</td>
<td>5.85</td>
</tr>
<tr>
<td>8</td>
<td>12.55</td>
<td>7.94</td>
<td>1600</td>
<td>7.94</td>
<td>8.19</td>
</tr>
<tr>
<td>16</td>
<td>13.61</td>
<td>15.56</td>
<td>2000</td>
<td>15.56</td>
<td>16.00</td>
</tr>
<tr>
<td>32</td>
<td>13.92</td>
<td>29.20</td>
<td>2500</td>
<td>29.20</td>
<td>31.25</td>
</tr>
<tr>
<td>64</td>
<td>13.83</td>
<td>35.15</td>
<td>2600</td>
<td>35.15</td>
<td>35.15</td>
</tr>
</tbody>
</table>

Memory Capacity = \(f(\text{Size}^2)\), Compute = \(f(\text{Size}^3)\)

**Strong vs. Weak Scaling**

- **Agenda**
  - Review
  - More OpenMP
  - Strong vs. Weak Scaling
  - Administrivia
  - Technology Break
  - Parallel Peer Instruction
  - Summary
Administrivia

- Turn in your written regrade petition with your exam to your TA by tomorrow Tuesday Oct 19
- Make sure all grades are correct but Project 4, Final Exam by December 1
- Final Exam 8-11AM (TBD) Monday Dec 13

61C in the News

"Why CPUs Aren’t Getting Any Faster" MIT Technology Review 10/12

The Central Processing Unit (CPU)—the component that has defined the performance of your computer for many years—has hit a wall.

In fact, the next-generation of CPUs, including Intel’s forthcoming Sandy Bridge processor, have to contend with multiple walls—a memory bottleneck (the bandwidth of the channel between the CPU and a computer’s memory); the instruction level parallelism (ILP) wall (the availability of enough discrete parallel instructions for a multi-core chip) and the power wall (the chip’s overall temperature and power consumption).

Of the three, the power wall is now arguably the defining limit of the power of the modern CPU. As CPUs have become more capable, their energy consumption and heat production has grown rapidly. It’s a problem so tenacious that chip manufacturers have been forced to create “systems on a chip”—conurbations of smaller, specialized processors. These systems are so sprawling and diverse that they’ve caused long-time industry observers to question whether the original definition of a CPU even applies to today’s chips.

Thanks to Sridatta Thapamala for suggestion!

Peer Instruction: Why Multicore?

The switch in ~2005 from 1 processor per chip to multiple processors per chip happened because:

I. The “power wall” meant that no longer get speed via higher clock rates and higher power per chip
II. The “memory wall” meant need to find something else to compute during the long latency to memory
III. OpenMP was a breakthrough in ~2000 that made parallel programming easy
IV. There was no other performance option but replacing 1 inefficient processor with multiple efficient processors

100s of (dead) Parallel Programming Languages

<table>
<thead>
<tr>
<th>Language</th>
<th>Parallel Pascal</th>
<th>JoCaml</th>
<th>Orc</th>
<th>Concurrent ML</th>
<th>Join</th>
<th>Oz</th>
</tr>
</thead>
<tbody>
<tr>
<td>Ada</td>
<td>Ada</td>
<td>Ada</td>
<td>Ada</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Afnix</td>
<td>Afnix</td>
<td>Afnix</td>
<td>Afnix</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Alef</td>
<td>Alef</td>
<td>Alef</td>
<td>Alef</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Alice</td>
<td>CUDA</td>
<td>CUDA</td>
<td>CUDA</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>APL</td>
<td>E</td>
<td>E</td>
<td>E</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Axum</td>
<td>Eiffel</td>
<td>Eiffel</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Chapel</td>
<td>Erlang</td>
<td>Erlang</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Cilk</td>
<td>Fortan 90</td>
<td>Fortan</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Clean</td>
<td>Go</td>
<td>Go</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Clojure</td>
<td>Io</td>
<td>Io</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Concurrent C</td>
<td>Janus</td>
<td>Janus</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

ActorScript Concurrent Pascal JoCaml Orc
Ada Concurrent ML Join Oz
Afnix Concurrent Haskell Java Pict
Alef Curry Joule Reia
Alice CUDA Joyce SALSA
APL E LabVIEW Scala
Axum Eiffel Limbo SISAL
Chapel Erlang Linda SR
Cilk Fortan 90 MultiLisp Stackless Python
Clean Go Modula-3 SuperPascal
Clojure Io Occam VHDLC
Concurrent C Janus occam-n XC
False Sharing in OpenMP

```c
{ int i; double x, pi, sum[NUM_THREADS];
#pragma omp parallel private (i,x)
{ int id = omp_get_thread_num();
  for (i=id, sum[id]=0.0; i<num_steps; i=i+NUM_THREADS) {
    x = (i+0.5)*step;
    sum[id] += 4.0/(1.0+x*x);
  }
}
```

- What is problem?
  - Sum[0] is 8 bytes in memory, Sum[1] is adjacent 8 bytes in memory => false sharing if block size ≥ 16 bytes

Review Locks, LL/SC

- Lock used to create region (“critical section”) where only 1 processor can operate
- Processors read lock to see if must wait, or OK to go into critical section (and set to locked)
  - 0 => lock is free, 1 => lock is taken
- Atomic via Load linked, Store conditional:
  - SC Succeeds if location not changed since the LL
    - Returns 1 in rt (clobbers register value being stored)
      Memory[rs+offset]=Reg[rt]; Reg[rt]= 1
  - SC Fails if location is changed
    - Returns 0 in rt (clobbers register value being stored)
      Memory[rs+offset]=Reg[rt]; Reg[rt]= 0

Peer Instruction: No False Sharing

```c
{ int i; double x, pi, sum[10000];
#pragma omp parallel private (i,x)
{ int id = omp_get_thread_num(), fix = __________;
  for (i=id, sum[id]=0.0; i<num_steps; i=i+NUM_THREADS) {
    x = (i+0.5)*step;
    sum[id*fix] += 4.0/(1.0+x*x);
  }
}
```

- What is best value to set fix to prevent false sharing?
  A)(red) `omp_get_num_threads();`
  B)(orange) Constant for number of blocks in cache
  C)(green) Constant for size of block in bytes
  D)(yellow) Constant for size of blocks in doubles

Peer Instruction: What’s Next in Lock?

```c
Try: addiu $t0,$zero,1 ;copy locked value
    li $t1,0($s1)    ;load linked
A) sc $t0,0($s1) ;==0, store conditional
    beq $t0,$zero,try ;branch store fails, try
B) beq $t1,$zero,try ;loop if lock was 1
    sc $t0,0($s1)    ;==0, store conditional
    beq $t0,$zero,try ;branch store fails, try
C) beq $t1,$zero,try ;loop if lock was 1
    sc $t0,0($s1)    ;==0, store conditional
    bne $t0,$zero,try ;branch store fails, try
D) bne $t1,$zero,try ;loop if lock was 1
    sc $t0,0($s1)    ;==0, store conditional
    beq $t0,$zero,try ;branch store fails, try
E) bne $t1,$zero,try ;loop if lock was 1
    sc $t0,0($s1)    ;==0, store conditional
    bne $t0,$zero,try ;branch store fails, try
```

Peer Instruction Won:

- No False Sharing

Peer Instruction Won:

- What’s Next in Lock?
Review MOESI Cache Coherency
1. **Shared**: up-to-date data, other caches may have copy
2. **Modified**: up-to-date data, changed (dirty), no other cache has copy, OK to write, memory out-of-date
3. **Exclusive**: up-to-date data, no other cache has copy, OK to write, memory up-to-date
4. **Owner**: up-to-date data, other caches may have a copy (they must be in Shared state)
   I. If in Exclusive state, processor can write without notifying other caches
   II. Owner state is variation of Shared state to let caches supply data instead of going to memory on read miss
   III. Exclusive state is variation of Modified state to let caches avoid writing to memory on a miss

A)(red)   I only       D)(yellow)   I and II
B)(orange) II only      E)(burgundy) II and III
C)(green) III only      F)(blue)      I, II and III

Summary
- Sequential software is slow software
  - SIMD and MIMD only path to higher performance
- Multiprocessor/Multicore uses Shared Memory
  - Cache coherency implements shared memory even with multiple copies in multiple caches
  - False sharing a concern; watch block size!
- Data races lead to subtle parallel bugs
- Synchronization via atomic operations:
  - MIPS does it with Load Linked + Store Conditional
- OpenMP as simple parallel extension to C
  - Threads, Parallel for, private, critical sections, ...

10/19/10 Fall 2010 - Lecture #21