**Conceptual Questions:** Why do we cache? What is the end result of our caching, in terms of capability?

What are temporal and spatial locality? Give high level examples in software of when these occur.

**Break up an address:**

<table>
<thead>
<tr>
<th>Tag</th>
<th>Index</th>
<th>Offset</th>
</tr>
</thead>
</table>

**Offset:** “column index”, Indexes into a block. (O bits)
**Index:** “row index,” Indexes blocks in the cache. (I bits)
**Tag:** Where from memory did the block come from? (T bits)

Segmenting the address into TIO implies a geometrical structure (and size) on our cache. Draw memory with that same geometry!

**Cache Vocab:**
- **Cache hit** – found the right thing in the cache! Booyah!
- **Cache miss** – Nothing in the cache block we checked, so read from memory and write to cache!
- **Cache miss, block replacement** – We found a block, but it had the wrong tag!
1) Fill in the table assuming a direct mapped cache. (B = byte.)

<table>
<thead>
<tr>
<th>Address Bits</th>
<th>Cache Size</th>
<th>Block Size</th>
<th>Tag Bits</th>
<th>Index Bits</th>
<th>Offset Bits</th>
<th>Bits per Row</th>
</tr>
</thead>
<tbody>
<tr>
<td>16</td>
<td>4KB</td>
<td>4B</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>16</td>
<td>16KB</td>
<td>8B</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>32</td>
<td>8KB</td>
<td>8B</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>32</td>
<td>32KB</td>
<td>16B</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>32</td>
<td>64KB</td>
<td>16</td>
<td>12</td>
<td>4</td>
<td>15</td>
<td></td>
</tr>
<tr>
<td>32</td>
<td>512KB</td>
<td></td>
<td></td>
<td></td>
<td>5</td>
<td></td>
</tr>
<tr>
<td>64</td>
<td>64B</td>
<td>14</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>64</td>
<td>2048</td>
<td>14</td>
<td></td>
<td></td>
<td>1068</td>
<td></td>
</tr>
</tbody>
</table>

2) Assume 16 words of memory and an 8 word direct-mapped cache with 2-word blocks (that starts empty). Classify each of the following WORD memory accesses as hit (H), miss (M), or miss with replacement (R).

   a. 4
   b. 5
   c. 2
   d. 6
   e. 1
   f. 10
   g. 7
   h. 2

3) You know you have 1 MiB of memory (maxed out for processor address size) and a 16 KiB cache (data size only, not counting extra bits) with 1 KiB blocks.

```c
#define NUM_INTS 8192
int A[NUM_INTS]; // lives at 0x100000
int i, total = 0;
for (i = 0; i < NUM_INTS; i += 128) A[i] = i; // Line 1
for (i = 0; i < NUM_INTS; i += 128) total += A[i]; // Line 2
```

   a) What is the T:I:O breakup for the cache (assuming byte addressing)?
   b) Calculate the hit percentage for the cache for the line marked “Line 1”.
   c) Calculate the hit percentage for the cache for the line marked “Line 2”.
   d) How could you optimize the computation?