CPU Design
Here is the basic datapath as discussed in lecture, shown in simplified format.

rd, rs, and rt are 5 bit wires, imm is a 16 bit wire. All other wires are 32 bits wide.

Register Transfer Language (RTL)

- Use to describe flow of data: \( dest \rightarrow src \)
- Each line happens in parallel (at the same time): \( b \rightarrow c, a \rightarrow b \)
- In MIPS, use R[x] for register x, and Mem[y] for memory at y. Similar to array syntax.

Exercises

For the following exercises, assume that the ALU can output an equals signal, which is on when its two inputs are equal.

1. Label the unlabelled wires in the diagram above, describing what data is on each line. For example, one of the outputs of the registers block could be R[rs].
2. Add control signals and missing elements (such as multiplexers) to the diagram below so that the datapath can execute the following instructions: add, lui, sw, bne, j.

3. Fill out the values for the control signals from question 2 (Write the names of your control signals in the second row):

<table>
<thead>
<tr>
<th>Instrs.</th>
<th>nPC_sel</th>
<th>RegDst</th>
<th>RegWr</th>
<th>ALUSrc</th>
<th>ALUctr</th>
<th>MemtoReg</th>
<th>MemWr</th>
<th>ExtOp</th>
</tr>
</thead>
<tbody>
<tr>
<td>add</td>
<td>PC+4</td>
<td>rd</td>
<td>1</td>
<td>rt</td>
<td>add</td>
<td>0</td>
<td>0</td>
<td>X</td>
</tr>
<tr>
<td>lui</td>
<td>PC+4</td>
<td>rt</td>
<td>1</td>
<td>imm</td>
<td>shiftx16</td>
<td>0</td>
<td>0</td>
<td>Zero*</td>
</tr>
<tr>
<td>sw</td>
<td>PC+4</td>
<td>X</td>
<td>0</td>
<td>imm</td>
<td>add</td>
<td>X</td>
<td>1</td>
<td>Sign</td>
</tr>
<tr>
<td>bne</td>
<td>branch</td>
<td>X</td>
<td>0</td>
<td>rt</td>
<td>X</td>
<td>X</td>
<td>0</td>
<td>Sign**</td>
</tr>
<tr>
<td>j</td>
<td>jump</td>
<td>X</td>
<td>0</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>0</td>
<td>X</td>
</tr>
</tbody>
</table>

*Doesn’t really matter since ALUctr is shiftx16
**Branch also multiplies immediate by 4 at some point

4. Suppose you wanted to add a new instruction, beqr, which will be used like this:
   beqr $x$, $y$, $z$ will branch to the address in $z$ if $x$ and $y$ are equal, otherwise continue to the next instruction. Show any changes that would need to be made to the datapath above to make this instruction work.

The diagram is already crowded, so I will explain the changes. Since we’re reading three registers at once here, we need to add a third read port to the register file, and correspondingly, a third read address port. We can reuse beq’s datapath to compare two registers, rs and rt, so rd would contain the address to jump to. We would then connect R[rd] to the “address logic” module (which is essentially a mux).