Caches

Conceptual Questions: Why do we cache? What is the end result of our caching, in terms of capability?

What are temporal and spatial locality? Give high level examples in software of when these occur.

Break up an address:

<table>
<thead>
<tr>
<th>Tag</th>
<th>Index</th>
<th>Offset</th>
</tr>
</thead>
</table>

Offset: “column index”, Indexes into a block. (O bits)
Index: “row index,” Indexes blocks in the cache. (I bits)
Tag: Where from memory did the block come from? (T bits)

Segmenting the address into TIO implies a geometrical structure (and size) on our cache. Draw memory with that same geometry!

Cache Vocab:
- **Cache hit** – Correct item is found and we write to the cache directly.
- **Cache miss** – Nothing in checked cache block, so read from memory and write to cache.
- **Cache miss, block replacement** – The right block was found, but it had the wrong tag. Do above.
Assuming a write-through policy, fill out the table:

<table>
<thead>
<tr>
<th>Address Bits</th>
<th>Cache Size</th>
<th>Block Size</th>
<th>Tag Bits</th>
<th>Index Bits</th>
<th>Offset Bits</th>
<th>Bits per Row</th>
</tr>
</thead>
<tbody>
<tr>
<td>16</td>
<td>16KB</td>
<td>1B</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>16</td>
<td>16KB</td>
<td>16KB</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>16</td>
<td>16KB</td>
<td></td>
<td></td>
<td>3</td>
<td></td>
<td></td>
</tr>
<tr>
<td>32</td>
<td>32KB</td>
<td></td>
<td></td>
<td>12</td>
<td></td>
<td></td>
</tr>
<tr>
<td>32</td>
<td>64KB</td>
<td></td>
<td>16</td>
<td></td>
<td>145</td>
<td></td>
</tr>
<tr>
<td>32</td>
<td>32B</td>
<td></td>
<td></td>
<td></td>
<td>270</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>42</td>
<td>14</td>
<td>8</td>
<td></td>
</tr>
</tbody>
</table>

Assume 16 B of memory and an 8B direct-mapped cache with 2-byte blocks. Classify each of the following byte-addr. memory accesses as hit (H), miss (M), or miss with replacement (R).

- a. 0  
- b. 4  
- c. 1  
- d. 1  
- e. 10  
- f. 12  
- g. 0  
- h. 4

You want your AMAT to be <= 2 cycles. You have two levels of cache.

- L1 hit time is 1 cycle.  
- L1 miss rate is 20%  
- L2 hit time is 4 cycles  
- L2 miss penalty is 150 cycles

What does your L2 miss rate need to be?

You know you have 1 MiB of memory (maxed out for processor address size) and a 16 KiB cache (data size only, not counting extra bits) with 1 KiB blocks.

```c
#define NUM_INTS 8192
int A[NUM_INTS]; // lives at 0x100000
int i, total = 0;
for (i = 0; i < NUM_INTS; i += 128) A[i] = i; // Line 1
for (i = 0; i < NUM_INTS; i += 128) total += A[i]; // Line 2
```

- a) What is the T:I:O breakup for the cache (assuming byte addressing)?  
- b) Calculate the hit percentage for the cache for the line marked “Line 1”.  
- c) Calculate the hit percentage for the cache for the line marked “Line 2”.  
- d) How could you optimize the computation?