Pipelining Hazards:

**Structural** – Hazards that occur due to competition for the same resource (register file read vs. write back, instruction fetch vs. data read). These are solved by caching and clever register timing.

**Control** – Hazards that occur due to non-sequential instructions (jumps and branches). These cannot be solved completely by forwarding, so we’re forced to introduce a branch-delay slot (MIPS) or use branch prediction.

**Data** – Hazards that occur due to data dependencies (instruction requires result from earlier instruction). These are mostly solved by forwarding, but lw still requires a bubble.

1) Suppose you’ve designed a MIPS processor implementation where the stages take the following lengths of time: IF=15ns, ID=5ns, EX=25ns, MEM=40ns, WB=15ns. What is the minimum clock period where your processor functions properly? What should be the focus for the next generation?

2) Your friend tells you that his processor design is 5x better than yours, since it has 25 pipeline stages to your 5. Is he right?

3) Spot the data dependencies! Draw arrows from the stages where data is made available, directed to where it is needed. Circle the involved registers in the instructions. **Assume no forwarding.** One dependency has been drawn for you.

```
<table>
<thead>
<tr>
<th>Time</th>
<th>Instruction</th>
<th>F</th>
<th>D</th>
<th>A</th>
<th>M</th>
<th>W</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>addi $t0, $t1, 100</td>
<td>F</td>
<td>D</td>
<td>A</td>
<td>M</td>
<td>W</td>
</tr>
<tr>
<td></td>
<td>lw $t2, 4($t0)</td>
<td>F</td>
<td>D</td>
<td>A</td>
<td>M</td>
<td>W</td>
</tr>
<tr>
<td></td>
<td>add $t3, $t1, $t2</td>
<td>F</td>
<td>D</td>
<td>A</td>
<td>M</td>
<td>W</td>
</tr>
<tr>
<td></td>
<td>sw $t3, 8($t0)</td>
<td>F</td>
<td>D</td>
<td>A</td>
<td>M</td>
<td>W</td>
</tr>
<tr>
<td></td>
<td>lw $t5, 0($t6)</td>
<td>F</td>
<td>D</td>
<td>A</td>
<td>M</td>
<td>W</td>
</tr>
<tr>
<td></td>
<td>or $t5, $t0, $t3</td>
<td>F</td>
<td>D</td>
<td>A</td>
<td>M</td>
<td>W</td>
</tr>
</tbody>
</table>
```
4) Redo the above question assuming that our hardware provides forwarding.

\[
\begin{align*}
\text{time} & \rightarrow \\
\text{addi } t0 & \quad t1 \quad 100 \quad F \quad D \quad A \quad M \quad W \\
\text{lw} & \quad t2 \quad 4(t0) \quad F \quad D \quad A \quad M \quad W \\
\text{add} & \quad t3 \quad t1 \quad t2 \quad F \quad D \quad A \quad M \quad W \\
\text{sw} & \quad t3 \quad 8(t0) \quad F \quad D \quad A \quad M \quad W \\
\text{lw} & \quad t5 \quad 0(t6) \quad F \quad D \quad A \quad M \quad W \\
\text{or} & \quad t5 \quad t0 \quad t3 \quad F \quad D \quad A \quad M \quad W
\end{align*}
\]

5) How many stalls will we have to add to the pipeline to resolve the hazards in 3)? How many stalls to resolve the hazards in 4)?

6) Rewrite the following delayed branch MIPS excerpt to maximize performance (assuming forwarding).

Loop:

\begin{verbatim}
addi $v0, $v0, 1
addi $t1, $a0, 1
lbu $t0, 0($t1)
sb $t0, 0($a0)
addi $a0, $a0, 1
bne $t0, $0, Loop
nop
jr $ra
\end{verbatim}

7) Now, assume for the delayed branch code from 6) that our hardware can execute Static Dual Issue for any two instructions at once. Using reordering (with nops for padding), but no loop unrolling, schedule the instructions to make the loop take as few clock cycles as possible.