1 Translating between C and MIPS

Translate between the C and MIPS code. You may want to use the MIPS Green Sheet as a reference. In all of the C examples, we show you how the different variables map to registers – you don't have to worry about the stack or any memory-related issues.

```
\mathbf{C}
                                                MIPS
// Strcpy:
                                                      addiu $t0, $0, 0
// $s1 -> char s1[]
                                                Loop: addu $t1, $s1, $t0 # s1[i]
// $s2 -> char *s2 =
                                                      addu $t2, $s2, $t0 # s2[i]
        malloc(sizeof(char)*7);
                                                           $t3, 0($t1)
//
                                                                          # char is
int i = 0;
                                                           $t3, 0($t2)
                                                                          # 1 byte!
do {
                                                      addiu $t0, $t0, 1
    s2[i] = s1[i];
                                                      addiu $t1, $t1, 1
    i++;
} while(s1[i] != '\0');
s2[i] = '\0';
                                                Done: sb $t4, 1($t2)
// Nth_Fibonacci(n):
// $s0 -> n, $s1 -> fib
// $t0 -> i, $t1 -> j
// Assume fib, i, j are initialized:
                                                    addiu $s0, $s0, -2
// fib = 1, i = 1, j = 1;
                                                Loop: _____
if (n==0)
             return 0;
                                                    addu $s1, $t0, $t1
else if (n==1) return 1;
                                                    addiu $t0, $t1, 0
n = 2;
                                                    addiu $t1, $s1, 0
while (n != 0) {
                                                    addiu $s0, $s0, -1
   fib = i + j;
                                                Ret0: addiu $v0, $0, 0
    j = i;
    i = fib;
                                                      Done
                                                    j
                                                Ret1: addiu $v0, $0, 1
                                                        Done
return fib;
                                                RetF: addu $v0, $0, $s1
                                                Done: ...
// Collatz conjecture
                                                      addiu $t0, $0, 2
// $s0 -> n
                                                      div $s0, $t0
                                                                        # puts (n%2) in $hi
                                                      mfhi $t0
                                                                        # sets t0 = (n\%2)
unsigned n;
L1: if (n % 2) goto L2;
goto L3;
                                                      j L3
L2: if (n == 1) goto L4;
                                                L2:
                                                      addiu $t0, $0, 1
n = 3 * n + 1;
                                                      addiu $t0, $0, 3
goto L1;
L3: n = n >> 1;
                                                      mul $s0, $s0, $t0
                                                      addiu $s0, $s0, 1
goto L1;
L4: return n;
                                                L3:
                                                      srl $s0, $s0, 1
                                                      _____
                                                L4:
                                                      . . .
```

2 MIPS Addressing Modes

- We have several addressing modes to access memory (immediate not listed):
 - (a) **Base displacement addressing:** Adds an immediate to a register value to create a memory address (used for lw, lb, sw, sb)
 - (b) **PC-relative addressing:** Uses the PC (actually the current PC plus four) and adds the I-value of the instruction (multiplied by 4) to create an address (used by I-format branching instructions like beq, bne)
 - (c) **Pseudodirect addressing:** Uses the upper four bits of the PC and concatenates a 26-bit value from the instruction (with implicit 00 lowest bits) to make a 32-bit address (used by J-formatinstructions)
 - (d) **Register Addressing:** Uses the value in a register as a memory address (jr)
- (1) You need to jump to an instruction that $2^{28} + 4$ bytes higher than the current PC. How do you do it? Assume you know the exact destination address at compile time. (Hint: you need multiple instructions)

(2) You now need to branch to an instruction $2^{17} + 4$ bytes higher than the current PC, when \$t0 equals 0. Assume that were not jumping to a new 2^{28} byte block. Write MIPS to do this.

(3) Given the following MIPS code (and instruction addresses), fill in the blank fields for the following instructions (youll need your green sheet!):

```
      0x002cff00: loop: addu $t0, $t0, $t0
      | 0 | | | | | |

      0x002cff04: jal foo
      | 3 |

      0x002cff08: bne $t0, $zero, loop
      | 5 | 8 | |

      ...
      0x00300004: foo: jr $ra
```

(4) What instruction is 0x00008A03?