

CPU Cache	Index Number	Offset							
		7	6	5	4	3	2	1	0
	0								
	1								
	2								
	3								

1. 0x00000004
2. 0x00000005
3. 0x00000068
4. 0x000000C8
5. 0x00000068
6. 0x000000DD
7. 0x00000045
8. 0x00000004
9. 0x000000C8

3. 3C's of Caches

3 types of cache misses:

1. Compulsory: Miss to an address not seen before. Reduce compulsory misses by having a longer cache line, which brings in locations before we ask for them.
2. Conflict: Increasing the associativity or improving the replacement policy would remove the miss.
3. Capacity: The only way to remove the miss is to increase the cache capacity.

Classify each M and R above as one of the 3 misses above.

4. Analyzing C Code

```
#define NUM_INTS 8192
int A[NUM_INTS]; /* A lives at 0x10000 */
int i, total = 0;
for (i = 0; i < NUM_INTS; i += 128) { A[i] = i; } /* Line 1 */
for (i = 0; i < NUM_INTS; i += 128) { total += A[i]; } /* Line 2 */
```

Let's say you have a byte-addressed computer with a total memory of 1MiB. It features a 16KiB CPU cache with 1KiB blocks.

1. How many bits make up a memory address on this computer?
2. What is the T:I:O breakdown? tag bits: index bits: offset bits:
3. Calculate the cache hit rate for the line marked Line 1:
4. Calculate the cache hit rate for the line marked Line 2:

5. Average Memory Access Time

AMAT is the average (expected) time it takes for memory access. It can be calculated using the formula: $AMAT = hit_time + miss_rate \times miss_penalty$

Remember that the miss penalty is the *additional* time it takes for memory access in the event of a cache miss. Therefore, a cache miss takes (hit_time + miss_penalty) time.

1. Suppose that you have a cache system with the following properties. What is the AMAT?
 - a) L1\$ hits in 1 cycle (local miss rate 25%)
 - b) L2\$ hits in 10 cycles (local miss rate 40%)
 - c) L3\$ hits in 50 cycles (global miss rate 6%)
 - d) Main memory hits in 100 cycles (always hits)