

CS61C – Machine Structures

Lecture 26 - CPU Design: Designing a Single-cycle CPU

3/21/2006

John Wawrzynek


(www.cs.berkeley.edu/~johnw)

www-inst.eecs.berkeley.edu/~cs61c/

CS 61C L26 Single Cycle CPU (1)

Wawrzynek Spring 2006 © UCB

Five Components of a Computer




CS 61C L26 Single Cycle CPU (2)

Wawrzynek Spring 2006 © UCB

Datapath Summary

- The datapath based on data transfers required to perform instructions
- A *controller* causes the right transfers to happen




CS 61C L26 Single Cycle CPU (3)

Wawrzynek Spring 2006 © UCB

CPU clocking

For each instruction, how do we control the flow of information through the datapath?

- **Single Cycle CPU:** All stages of an instruction are completed within one *long* clock cycle.
 - The clock cycle is made sufficient long to allow each instruction to complete all stages without interruption and within one cycle.



CS 61C L26 Single Cycle CPU (4)

Wawrzynek Spring 2006 © UCB

Outline of Today's Lecture


- **Design a processor: step-by-step**
 - Requirements of the Instruction Set
 - Hardware components that match the instruction set requirements
 - Partial Datapath in detail

How to Design a Processor: step-by-step

- 1. Analyze instruction set architecture (ISA)**
=> datapath requirements
 - meaning of each instruction is given by the *register transfers*
 - datapath must include storage element for ISA registers
 - datapath must support each register transfer
- 2. Select set of datapath components and establish clocking methodology**
- 3. Assemble datapath meeting requirements**
- 4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer.**
- 5. Assemble the control logic**

Review: The MIPS Instruction Formats

- All MIPS instructions are 32 bits long. 3 formats:




- The different fields are:


- op**: operation (“opcode”) of the instruction
- rs, rt, rd**: the source and destination register specifiers
- shamt**: shift amount
- funct**: selects the variant of the operation in the “op” field
- address / immediate**: address offset or immediate value
- target address**: target address of jump instruction

Step 1a: The MIPS-lite Subset for today


- ADDU and SUBU**




- OR Immediate:**



- LOAD and STORE Word**



- BRANCH:**



Register Transfer Language

- RTL gives the meaning of the instructions

$\{op, rs, rt, rd, shamt, funct\} \leftarrow MEM[PC]$

$\{op, rs, rt, Imm16\} \leftarrow MEM[PC]$

- All start by fetching the instruction

inst Register Transfers

ADDU $R[rd] \leftarrow R[rs] + R[rt];$ $PC \leftarrow PC + 4$

SUBU $R[rd] \leftarrow R[rs] - R[rt];$ $PC \leftarrow PC + 4$

ORI $R[rt] \leftarrow R[rs] \mid zero_ext(Imm16);$ $PC \leftarrow PC + 4$

LOAD $R[rt] \leftarrow MEM[R[rs] + sign_ext(Imm16)];$ $PC \leftarrow PC + 4$

STORE $MEM[R[rs] + sign_ext(Imm16)] \leftarrow R[rt];$ $PC \leftarrow PC + 4$

BEQ if ($R[rs] == R[rt]$) then
 $PC \leftarrow PC + 4 + (sign_ext(Imm16) \parallel 00)$
 else $PC \leftarrow PC + 4$

Step 1: Requirements of the Instruction Set

- Memory (MEM)
 - instructions & data (will use one for each)
- Registers (R: 32 x 32)
 - read RS
 - read RT
 - Write RT or RD
- PC
- Extender (sign/zero extend)
- Add/Sub/OR register(s) or extended immediate
- Add 4 or extended immediate to PC
- Compare registers?




Step 2: Components of the Datapath

- Combinational Elements
- Storage Elements
 - Clocking methodology

CS 61C L26 Single Cycle CPU (11)

Wawrzynek Spring 2006 © UCB

Combinational Logic Elements (Building Blocks)



CS 61C L26 Single Cycle CPU (12)

Wawrzynek Spring 2006 © UCB

ALU Needs for MIPS-lite + Rest of MIPS

- Addition, subtraction, logical OR, ==:

ADDU R[rd] = R[rs] + R[rt]; ...

SUBU R[rd] = R[rs] - R[rt]; ...

ORI R[rt] = R[rs] | zero_ext(Imm16) ...

BEQ if (R[rs] == R[rt]) ...

- Test to see if output == 0 for any ALU operation gives == test. How?
- P&H also adds AND, Set Less Than (1 if $A < B$, 0 otherwise)
- ALU follows chap 5

Administrivia

- Questions about project 4?
- Grade freeze end of this week.

Storage Element: Idealized Memory

- **Memory (idealized)**


- One input bus: Data In
- One output bus: Data Out

- **Memory word is selected by:**

- Address selects the word to put on Data Out
- Write Enable = 1: address selects the memory word to be written via the Data In bus

- **Clock input (CLK)**

- The CLK input is a factor **ONLY** during write operation
- During read operation, behaves as a combinational logic block:
 - Address valid \Rightarrow Data Out valid after “access time.”




Storage Element: Register (Building Block)

- **Similar to D Flip Flop except**

- N-bit input and output
- Write Enable input

- **Write Enable:**


- negated (or deasserted) (0):
Data Out will not change
- asserted (1):
Data Out will become Data In on positive edge of clock



Storage Element: Register File

◦ Register File consists of 32 registers:

- Two 32-bit output busses:
busA and busB
- One 32-bit input bus: busW



◦ Register is selected by:

- RA (number) selects the register to put on busA (data)
- RB (number) selects the register to put on busB (data)
- RW (number) selects the register to be written via busW (data) when Write Enable is 1

◦ Clock input (clk)

- The clk input is a factor ONLY during write operation
- During read operation, behaves as a combinational logic block:
 - RA or RB valid => busA or busB valid after "access time."

Step 3: Assemble DataPath meeting requirements

◦ Register Transfer Requirements
⇒ Datapath Assembly


◦ Instruction Fetch

◦ Read Operands and Execute Operation

3a: Overview of the Instruction Fetch Unit

◦ The common RTL operations


- Fetch the Instruction: mem[PC]
- Update the program counter:
 - Sequential Code: $PC \leftarrow PC + 4$
 - Branch and Jump: $PC \leftarrow$ “something else”




3b: Add & Subtract

◦ $R[rd] = R[rs] \text{ op } R[rt]$ Ex.: `addU rd,rs,rt`

- Ra, Rb, and Rw come from instruction's **Rs**, **Rt**, and **Rd** fields



- **ALUctr** and **RegWr**: control logic after decoding the instruction



Already defined the register file & ALU

How to Design a Processor: step-by-step

- **1. Analyze instruction set architecture (ISA)**
=> datapath requirements
 - meaning of each instruction is given by the *register transfers*
 - datapath must include storage element for ISA registers
 - datapath must support each register transfer
- **2. Select set of datapath components and establish clocking methodology**
- **3. Assemble datapath meeting requirements**
- **4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer.**
- **5. Assemble the control logic (hard part!)**