

CS61C – Machine Structures

Lecture 27 - CPU Design: Designing a Single-cycle CPU, part II

3/23/2006

John Wawrzynek

(www.cs.berkeley.edu/~johnw)

www-inst.eecs.berkeley.edu/~cs61c/

CS 61C L27 Single Cycle CPU II (1)

Wawrzynek Spring 2006 © UCB

How to Design a Processor: step-by-step

1. Analyze instruction set architecture (ISA)
=> datapath requirements
 - meaning of each instruction is given by the *register transfers*
 - datapath must include storage element for ISA registers
 - datapath must support each register transfer
2. Select set of datapath components and establish clocking methodology
3. Assemble datapath meeting requirements
4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer.
5. Assemble the control logic

CS 61C L27 Single Cycle CPU II (2)

Wawrzynek Spring 2006 © UCB

Step 3: Assemble DataPath meeting requirements


- Register Transfer **Requirements**
⇒ Datapath **Assembly**
- Instruction Fetch
- Read Operands and Execute Operation

CS 61C L27 Single Cycle CPU II (3)

Wawrzynek Spring 2006 © UCB

3a: Overview of the Instruction Fetch Unit

- Common to all instructions:
 - Fetch the Instruction: $\text{mem}[\text{PC}]$
 - Update the program counter:
 - Sequential Code: $\text{PC} \leftarrow \text{PC} + 4$
 - Branch and Jump: $\text{PC} \leftarrow \text{“something else”}$




CS 61C L27 Single Cycle CPU II (4)

Wawrzynek Spring 2006 © UCB


3b: Add & Subtract

◦ $R[rd] \leftarrow R[rs] \text{ op } R[rt]$ Ex.: `addU rd,rs,rt`

- Ra, Rb, and Rw come from instruction's **Rs**, **Rt**, and **Rd** fields



- **ALUctr** and **RegWr**: control logic after decoding the instruction




Already defined the register file & ALU

CS 61C L27 Single Cycle CPU II (5)

Wawrzynek Spring 2006 © UCB

Clocking Methodology





- Storage elements clocked by same edge
- Being physical devices, flip-flops (FF) and combinational logic have some delays
 - Gates: delay from input change to output change
 - Signals at FF D input must be stable before active clock edge to allow signal to travel within the FF (set-up time), and we have the usual clock-to-Q delay
- “**Critical path**” (longest path through logic) determines length of clock period

CS 61C L27 Single Cycle CPU II (6)

Wawrzynek Spring 2006 © UCB

Register-Register Timing: One complete cycle





CS 61C L27 Single Cycle CPU II (7)

Wawrzynek Spring 2006 © UCB

3c: Logical Operations with Immediate

◦ $R[rt] = R[rs] \text{ op } \text{ZeroExt}[\text{imm16}]$




CS 61C L27 Single Cycle CPU II (8)

Wawrzynek Spring 2006 © UCB

3c: Logical Operations with Immediate

◦ $R[rt] = R[rs] \text{ op ZeroExt}[imm16]$





◦ Already defined 32-bit MUX; Zero Ext?

3d: Load Operations


◦ $R[rt] = \text{Mem}[R[rs] + \text{SignExt}[imm16]]$

Example: `lw rt, rs, imm16`



3d: Load Operations

- $R[rt] = Mem[R[rs] + SignExt[imm16]]$
Example: `lw rt, rs, imm16`




CS 61C L27 Single Cycle CPU II (11)

Wawrzynek Spring 2006 © UCB

3e: Store Operations

- $Mem[R[rs] + SignExt[imm16]] = R[rt]$
EX.: `sw rt, rs, imm16`




CS 61C L27 Single Cycle CPU II (12)

Wawrzynek Spring 2006 © UCB

3e: Store Operations

◦ $\text{Mem}[R[\text{rs}] + \text{SignExt}[\text{imm16}]] = R[\text{rt}]$


Ex.: `sw rt, rs, imm16`



CS 61C L27 Single Cycle CPU II (13)

Wawrzynek Spring 2006 © UCB

3f: The Branch Instruction



`beq rs, rt, imm16`

- `mem[PC]` Fetch the instruction from memory
- `Equal = R[rs] == R[rt]` Calculate branch condition
- if (`Equal`) Calculate the next instruction's address
 - $\text{PC} = \text{PC} + 4 + (\text{SignExt}(\text{imm16}) \times 4)$
- else
 - $\text{PC} = \text{PC} + 4$


CS 61C L27 Single Cycle CPU II (14)

Wawrzynek Spring 2006 © UCB

Datapath for Branch Operations

◦ **beq** rs, rt, imm16


Datapath generates condition (equal)



CS 61C L27 Single Cycle CPU II (15)

Wawrzynek Spring 2006 © UCB


Putting it All Together: A Single Cycle Datapath



CS 61C L27 Single Cycle CPU II (16)

Wawrzynek Spring 2006 © UCB

An Abstract View of the Implementation




CS 61C L27 Single Cycle CPU II (17)

Wawrzynek Spring 2006 © UCB

Summary: Single cycle datapath

- ° **5 steps to design a processor**
 - 1. Analyze instruction set => datapath **requirements**
 - 2. Select set of datapath components & establish clock methodology
 - 3. **Assemble** datapath meeting the requirements
 - 4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer.
 - 5. Assemble the control logic
- ° **Next time!**



CS 61C L27 Single Cycle CPU II (18)

Wawrzynek Spring 2006 © UCB