

CS61C – Machine Structures

Lecture 28 - CPU Design: Controller Design

4/3/2006

John Wawrzynek


(www.cs.berkeley.edu/~johnw)

www-inst.eecs.berkeley.edu/~cs61c/

CS 61C L28 Single Cycle CPU Control (1)

Wawrzynek Spring 2006 © UCB

An Abstract View of the Implementation




CS 61C L28 Single Cycle CPU Control (2)

Wawrzynek Spring 2006 © UCB

An Abstract View of the Critical Path

Critical Path (Load Instruction) =
 Delay clock through PC (FFs) +
 Instruction Memory's Access Time +
 Register File's Access Time, +
 ALU to Perform a 32-bit Add +
 Data Memory Access Time +
 Stable Time for Register File Write




CS 61C L28 Single Cycle CPU Control (3)

Wawrzynek Spring 2006 © UCB

Summary: A Single Cycle Datapath

◦ We have everything except **control signals**




CS 61C L28 Single Cycle CPU Control (4)

Wawrzynek Spring 2006 © UCB

Recap: Meaning of the Control Signals

- **nPC_sel:** “+4” 0 $\Rightarrow PC \leftarrow PC + 4$
 “br” 1 $\Rightarrow PC \leftarrow PC + 4 + \{SignExt(Imm16), 00\}$
 “n”=next
- Later in lecture: higher-level connection between mux and branch condition




CS 61C L28 Single Cycle CPU Control (5)

Wawrzynek Spring 2006 © UCB

Recap: Meaning of the Control Signals


- **ExtOp:** “zero”, “sign”
- **ALUsrc:** 0 \Rightarrow regB;
 1 \Rightarrow immed
- **ALUctr:** “ADD”, “SUB”, “OR”
- **MemWr:** 1 \Rightarrow write memory
- **MemtoReg:** 0 \Rightarrow ALU; 1 \Rightarrow Mem
- **RegDst:** 0 \Rightarrow “rt”; 1 \Rightarrow “rd”
- **RegWr:** 1 \Rightarrow write register



CS 61C L28 Single Cycle CPU Control (6)

Wawrzynek Spring 2006 © UCB

RTL: The Add Instruction




add rd, rs, rt

- **MEM[PC]** **Fetch the instruction from memory**
- **R[rd] = R[rs] + R[rt]** **The actual operation**
- **PC = PC + 4** **Calculate the next instruction's address**


Instruction Fetch Unit at the Beginning of Add

- **Fetch the instruction from Instruction memory: Instruction = MEM[PC]**

- **same for all instructions**




The Single Cycle Datapath during Add




Instruction Fetch Unit at the End of Add

° $PC = PC + 4$

- This is the same for all instructions except: Branch and Jump




Single Cycle Datapath during Or Immediate?



CS 61C L28 Single Cycle CPU Control |

Wawrzynek Spring 2006 © UCB

Single Cycle Datapath during Or Immediate?




CS 61C L28 Single Cycle CPU Control (12)

Wawrzynek Spring 2006 © UCB

The Single Cycle Datapath during Load?

- Instruction format:

31	26	21	16	0
op		rs	rt	immediate
- $R[rt] = \text{Data Memory} \{R[rs] + \text{SignExt}[\text{imm16}]\}$




CS 61C L28 Single Cycle CPU Control (13)

Wawrzynek Spring 2006 © UCB

The Single Cycle Datapath during Load

- Instruction format:

31	26	21	16	0
op		rs	rt	immediate
- $R[rt] = \text{Data Memory} \{R[rs] + \text{SignExt}[\text{imm16}]\}$




CS 61C L28 Single Cycle CPU Control (14)

Wawrzynek Spring 2006 © UCB

The Single Cycle Datapath during Store?

- 31 26 21 16 0
 op rs rt immediate
- Data Memory $\{R[rs] + \text{SignExt}[imm16]\} = R[rt]$




CS 61C L28 Single Cycle CPU Control (15)

Wawrzynek Spring 2006 © UCB

The Single Cycle Datapath during Store

- 31 26 21 16 0
 op rs rt immediate
- Data Memory $\{R[rs] + \text{SignExt}[imm16]\} = R[rt]$



CS 61C L28 Single Cycle CPU Control (16)


Wawrzynek Spring 2006 © UCB

The Single Cycle Datapath during Branch?

Instruction format:

31	26	21	16	0			
op		rs		rt		immediate	

◦ if $(R[rs] - R[rt]) == 0$ then Zero = 1 ; else Zero = 0



CS 61C L28 Single Cycle CPU Control (17)


Wawrzynek Spring 2006 © UCB

The Single Cycle Datapath during Branch

Instruction format:

31	26	21	16	0			
op		rs		rt		immediate	


◦ if $(R[rs] - R[rt]) == 0$ then Zero = 1 ; else Zero = 0




CS 61C L28 Single Cycle CPU Control (18)

Wawrzynek Spring 2006 © UCB


Instruction Fetch Unit at the End of Branch



◦ if (Zero == 1) then PC = PC + 4 + SignExt[imm16]*4 ;
 else PC = PC + 4



Step 4: Given Datapath: RTL -> Control



A Summary of the Control Signals (1/2)

inst **Register Transfer**

add $R[rd] \leftarrow R[rs] + R[rt];$ $PC \leftarrow PC + 4$
ALUSrc = RegB, ALUctr = "ADD", RegDst = rd, RegWr, nPC_sel = "+4"

sub $R[rd] \leftarrow R[rs] - R[rt];$ $PC \leftarrow PC + 4$
ALUSrc = RegB, ALUctr = "SUB", RegDst = rd, RegWr, nPC_sel = "+4"

ori $R[rt] \leftarrow R[rs] + \text{zero_ext}(\text{Imm16});$ $PC \leftarrow PC + 4$
ALUSrc = Im, Extop = "Z", ALUctr = "OR", RegDst = rt, RegWr, nPC_sel = "+4"

lw $R[rt] \leftarrow \text{MEM}[R[rs] + \text{sign_ext}(\text{Imm16})];$ $PC \leftarrow PC + 4$
ALUSrc = Im, Extop = "sn", ALUctr = "ADD", MemtoReg, RegDst = rt, RegWr, nPC_sel = "+4"


sw $\text{MEM}[R[rs] + \text{sign_ext}(\text{Imm16})] \leftarrow R[rs];$ $PC \leftarrow PC + 4$
ALUSrc = Im, Extop = "sn", ALUctr = "ADD", MemWr, nPC_sel = "+4"

beq if ($R[rs] == R[rt]$) then $PC \leftarrow PC + \text{sign_ext}(\text{Imm16}) \parallel 00$ else $PC \leftarrow PC + 4$
nPC_sel = "br", ALUctr = "SUB"

A Summary of the Control Signals (2/2)

See Appendix A → func
 → op

	10 0000	10 0010	We Don't Care :-)				
	00 0000	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	add	sub	ori	lw	sw	beq	jump
RegDst	1	1	0	0	x	x	x
ALUSrc	0	0	1	1	1	0	x
MemtoReg	0	0	0	1	x	x	x
RegWrite	1	1	1	1	0	0	0
MemWrite	0	0	0	0	1	0	0
nPCsel	0	0	0	0	0	1	0
Jump	0	0	0	0	0	0	1
ExtOp	x	x	0	1	1	x	x
ALUctr<2:0>	Add	Subtract	Or	Add	Add	Subtract	xxx



Boolean Expressions for Controller

RegDst = add + sub
ALUSrc = ori + lw + sw
MemtoReg = lw
RegWrite = add + sub + ori + lw
MemWrite = sw
nPCsel = beq
Jump = jump
ExtOp = lw + sw
ALUctr[0] = sub + beq (assume ALUctr is 0 ADD, 01: SUB, 10: OR)
ALUctr[1] = or

where,

$rtype = \sim op_5 \cdot \sim op_4 \cdot \sim op_3 \cdot \sim op_2 \cdot \sim op_1 \cdot \sim op_0$,
 $ori = \sim op_5 \cdot \sim op_4 \cdot op_3 \cdot op_2 \cdot \sim op_1 \cdot op_0$
 $lw = op_5 \cdot \sim op_4 \cdot \sim op_3 \cdot \sim op_2 \cdot op_1 \cdot op_0$
 $sw = op_5 \cdot \sim op_4 \cdot op_3 \cdot \sim op_2 \cdot op_1 \cdot op_0$
 $beq = \sim op_5 \cdot \sim op_4 \cdot \sim op_3 \cdot op_2 \cdot \sim op_1 \cdot \sim op_0$
 $jump = \sim op_5 \cdot \sim op_4 \cdot \sim op_3 \cdot \sim op_2 \cdot op_1 \cdot \sim op_0$


$add = rtype \cdot func_5 \cdot \sim func_4 \cdot \sim func_3 \cdot \sim func_2 \cdot \sim func_1 \cdot \sim func_0$
 $sub = rtype \cdot func_5 \cdot \sim func_4 \cdot \sim func_3 \cdot \sim func_2 \cdot func_1 \cdot \sim func_0$

CS 61C L28 Single Cycle CPU Control (23)

Wawrzynek Spring 2006 © UCB

How do we
implement this in
gates?

Controller Implementation



CS 61C L28 Single Cycle CPU Control (24)

Wawrzynek Spring 2006 © UCB

Summary: Single-cycle Processor

° 5 steps to design a processor

- 1. Analyze instruction set => datapath [requirements](#)
- 2. Select set of datapath components & establish clock methodology
- 3. [Assemble](#) datapath meeting the requirements
- 4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer.
- 5. Assemble the control logic
 - Analyze each instruction
 - Assign control signals
 - Formulate Logic Equations
 - Design Circuits

