


inst.eecs.berkeley.edu/~cs61c  
**UC Berkeley CS61C : Machine Structures**  
**Lecture 20 – Synchronous Digital Systems**  
**2007-03-05**





**Lecturer SOE Dan Garcia**  
[www.cs.berkeley.edu/~ddgarcia](http://www.cs.berkeley.edu/~ddgarcia)

**Disk failures 15x specs! ⇒**  
 A recent conference reveals that drives fail in real life MUCH more than data sheets claim, temp has little effect on reliability, and that costly Fibre Channel drives were no more reliable than SATA drives. Fast temp Δ bad.



www.computerworld.com/action/article.do?command=viewArticleBasic&articleId=9012066


CS61C L20 Synchronous Digital Systems (1) Garcia, Spring 2007 © UCB




### Below the Program

- High-level language program (in C)
 


```
swap int v[], int k){
    int temp;
    temp = v[k];
    v[k] = v[k+1];
    v[k+1] = temp;
}
```


- Assembly language program (for MIPS)
 

```
swap: sll $2, $5, 2
      add $2, $4, $2
      lw $15, 0($2)
      lw $16, 4($2)
      sw $16, 0($2)
      sw $15, 4($2)
      jr $31
```


- Machine (object) code (for MIPS)
 

```
000000 00000 00101 0001000010000000
000000 00100 00010 0001000000100000 . . .
```



CS61C L20 Synchronous Digital Systems (4) Garcia, Spring 2007 © UCB

### Synchronous Digital Systems

*The hardware of a processor, such as the MIPS, is an example of a Synchronous Digital System*

**Synchronous:**

- Means all operations are coordinated by a central clock.
  - It keeps the “heartbeat” of the system!

**Digital:**

- Mean all values are represented by discrete values
- Electrical signals are treated as 1’s and 0’s and grouped together to form words.

CS61C L20 Synchronous Digital Systems (5) Garcia, Spring 2007 © UCB

### Logic Design


- Next 4 weeks: we’ll study how a modern processor is built; starting with basic elements as building blocks.
- Why study hardware design?
  - Understand capabilities and limitations of hardware in general and processors in particular.
  - What processors can do fast and what they can’t do fast (avoid slow things if you want your code to run fast!)
  - Background for more detailed hardware courses (CS 150, CS 152)
  - There is just so much you can do with processors. At some point you may need to design your own custom hardware.

CS61C L20 Synchronous Digital Systems (6) Garcia, Spring 2007 © UCB

## PowerPC Die Photograph



Let's look closer...



CS61C L20 Synchronous Digital Systems (7)

Garcia, Spring 2007 © UCB


## Transistors 101

### • MOSFET

• Metal-Oxide-Semiconductor Field-Effect Transistor


• Come in two types:

- n-type NMOSFET
- p-type PMOSFET



### • For n-type (p-type opposite)

- If voltage not enough between G & S, transistor turns "off" (cut-off) and Drain-Source NOT connected
- If the G & S voltage is high enough, transistor turns "on" (saturation) and Drain-Source ARE connected



[www.wikipedia.org/wiki/Mosfet](http://www.wikipedia.org/wiki/Mosfet)

CS61C L20 Synchronous Digital Systems (8)


Garcia, Spring 2007 © UCB

## Transistor Circuit Rep. vs. Block diagram


• Chips is composed of nothing but transistors and wires.

• Small groups of transistors form useful building blocks.

"1" (voltage source)



"0" (ground)



| a | b | c |
|---|---|---|
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |


• Block are organized in a hierarchy to build higher-level blocks: ex: adders.



CS61C L20 Synchronous Digital Systems (9)

Garcia, Spring 2007 © UCB


## The Clock Signal



CS61C L20 Synchronous Digital Systems (10)

Garcia, Spring 2007 © UCB


## Signals and Waveforms



CS61C L20 Synchronous Digital Systems (11)

Garcia, Spring 2007 © UCB


## Signals and Waveforms: Grouping



CS61C L20 Synchronous Digital Systems (12)

Garcia, Spring 2007 © UCB

## Signals and Waveforms: Circuit Delay



CS61C L20 Synchronous Digital Systems (13)

Garcia, Spring 2007 © UCB

## Type of Circuits


- Synchronous Digital Systems are made up of two basic types of circuits:
  - **Combinational Logic (CL) circuits**
    - Our previous adder circuit is an example.
    - Output is a function of the inputs only.
    - Similar to a pure function in mathematics,  $y = f(x)$ . (No way to store information from one invocation to the next. No side effects)
  - **State Elements:** circuits that store information.



CS61C L20 Synchronous Digital Systems (14)

Garcia, Spring 2007 © UCB

## Circuits with STATE (e.g., register)



CS61C L20 Synchronous Digital Systems (15)

Garcia, Spring 2007 © UCB

## Peer Instruction

- SW can peek at HW (past ISA abstraction boundary) for optimizations
- SW can depend on particular HW implementation of ISA
- Timing diagrams serve as a critical debugging tool in the EE toolkit

|    | ABC |
|----|-----|
| 0: | FFF |
| 1: | FFT |
| 2: | FTF |
| 3: | FTT |
| 4: | TFF |
| 5: | TFT |
| 6: | FTT |
| 7: | TTT |



CS61C L20 Synchronous Digital Systems (16)

Garcia, Spring 2007 © UCB

## And in conclusion...

- ISA is very important abstraction layer
  - Contract between HW and SW
- Clocks control pulse of our circuits
- Voltages are analog, quantized to 0/1
- Circuit delays are fact of life
- Two types of circuits:
  - Stateless Combinational Logic (&, !, ~)
  - State circuits (e.g., registers)



CS61C L20 Synchronous Digital Systems (17)

Garcia, Spring 2007 © UCB