

**Lecture 22 – Representations of Combinatorial Logic Circuits**



2007-3-9

TA David "The Punner" Eitan Poll

www.depoll.com

Highly Illogical =>

I don't have any news for you today, but thought that a Spock reference was pertinent given the topic of this lecture!




**Finite State Machine Example: 3 ones...**

FSM to detect the occurrence of 3 consecutive 1's in the input.



Draw the FSM...




Assume state transitions are controlled by the clock: on each clock cycle the machine checks the inputs and moves to a new state and produces a new output...



**Hardware Implementation of FSM**

... Therefore a register is needed to hold the a representation of which state the machine is in. Use a unique bit pattern for each state.




Combinational logic circuit is used to implement a function maps from present state and input to next state and output.



**Hardware for FSM: Combinational Logic**

This lecture we will discuss the detailed implementation, but for now can look at its functional specification, truth table form.




Truth table...

PS	Input	NS	Output
00	0	00	0
00	1	01	0
01	0	00	0
01	1	10	0
10	0	00	0
10	1	00	1



**General Model for Synchronous Systems**



- Collection of CL blocks separated by registers.
- Registers may be back-to-back and CL blocks may be back-to-back.
- Feedback is optional.
- Clock signal(s) connects only to clock input of registers.




**Review**

- State elements are used to:
  - Build memories
  - Control the flow of information between other state elements and combinational logic
- D-flip-flops used to build registers
- Clocks tell us when D-flip-flops change
  - Setup and Hold times important
- We pipeline long-delay CL for faster clock
- Finite State Machines extremely useful
  - Represent states and transitions



## Combinational Logic

- FSMs had states and transitions
- How do we get from one state to the next?
- Answer: Combinational Logic**



Cal

CS61C L22 Representations of Combinational Logic Circuits (7)

Poll, Spring 2007 © UC Berkeley

## Truth Tables

a	b	c	d	y
0	0	0	0	F(0,0,0,0)
0	0	0	1	F(0,0,0,1)
0	0	1	0	F(0,0,1,0)
0	0	1	1	F(0,0,1,1)
0	1	0	0	F(0,1,0,0)
0	1	0	1	F(0,1,0,1)
0	1	1	0	F(0,1,1,0)
0	1	1	1	F(0,1,1,1)
1	0	0	0	F(1,0,0,0)
1	0	0	1	F(1,0,0,1)
1	0	1	0	F(1,0,1,0)
1	0	1	1	F(1,0,1,1)
1	1	0	0	F(1,1,0,0)
1	1	0	1	F(1,1,0,1)
1	1	1	0	F(1,1,1,0)
1	1	1	1	F(1,1,1,1)

Cal

CS61C L22 Representations of Combinational Logic Circuits (8)

Poll, Spring 2007 © UC Berkeley

## TT Example #1: 1 iff one (not both) a,b=1


a	b	y
0	0	0
0	1	1
1	0	1
1	1	0

Cal

CS61C L22 Representations of Combinational Logic Circuits (9)

Poll, Spring 2007 © UC Berkeley

## TT Example #2: 2-bit adder



A	B	C
$a_1 a_0$	$b_1 b_0$	$c_2 c_1 c_0$
00	00	000
00	01	001
00	10	010
00	11	011
01	00	001
01	01	010
01	10	011
01	11	100
10	00	010
10	01	011
10	10	100
10	11	101
11	00	011
11	01	100
11	10	101
11	11	110

How Many Rows?

Cal

CS61C L22 Representations of Combinational Logic Circuits (10)

Poll, Spring 2007 © UC Berkeley

## TT Example #3: 32-bit unsigned adder

A	B	C
000 ... 0	000 ... 0	000 ... 00
000 ... 0	000 ... 1	000 ... 01
.	.	.
.	.	.
.	.	.
111 ... 1	111 ... 1	111 ... 10

How Many Rows?

Cal

CS61C L22 Representations of Combinational Logic Circuits (11)

Poll, Spring 2007 © UC Berkeley

## TT Example #3: 3-input majority circuit

a	b	c	y
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

Cal

CS61C L22 Representations of Combinational Logic Circuits (12)

Poll, Spring 2007 © UC Berkeley

## Logic Gates (1/2)

AND		<table border="1"><tr><td>ab</td><td>c</td></tr><tr><td>00</td><td>0</td></tr><tr><td>01</td><td>0</td></tr><tr><td>10</td><td>0</td></tr><tr><td>11</td><td>1</td></tr></table>	ab	c	00	0	01	0	10	0	11	1
ab	c											
00	0											
01	0											
10	0											
11	1											
OR		<table border="1"><tr><td>ab</td><td>c</td></tr><tr><td>00</td><td>0</td></tr><tr><td>01</td><td>1</td></tr><tr><td>10</td><td>1</td></tr><tr><td>11</td><td>1</td></tr></table>	ab	c	00	0	01	1	10	1	11	1
ab	c											
00	0											
01	1											
10	1											
11	1											
NOT		<table border="1"><tr><td>a</td><td>b</td></tr><tr><td>0</td><td>1</td></tr><tr><td>1</td><td>0</td></tr></table>	a	b	0	1	1	0				
a	b											
0	1											
1	0											



CS61C L22 Representations of Combinatorial Logic Circuits (13)

Poll, Spring 2007 © UCB

## And vs. Or review – Dan’s mnemonic

### AND Gate

Symbol	Definition															
	<table border="1"><tr><td>A</td><td>B</td><td>C</td></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table>	A	B	C	0	0	0	0	1	0	1	0	0	1	1	1
A	B	C														
0	0	0														
0	1	0														
1	0	0														
1	1	1														



CS61C L22 Representations of Combinatorial Logic Circuits (14)

Poll, Spring 2007 © UCB

## Logic Gates (2/2)

XOR		<table border="1"><tr><td>ab</td><td>c</td></tr><tr><td>00</td><td>0</td></tr><tr><td>01</td><td>1</td></tr><tr><td>10</td><td>1</td></tr><tr><td>11</td><td>0</td></tr></table>	ab	c	00	0	01	1	10	1	11	0
ab	c											
00	0											
01	1											
10	1											
11	0											
NAND		<table border="1"><tr><td>ab</td><td>c</td></tr><tr><td>00</td><td>1</td></tr><tr><td>01</td><td>1</td></tr><tr><td>10</td><td>1</td></tr><tr><td>11</td><td>0</td></tr></table>	ab	c	00	1	01	1	10	1	11	0
ab	c											
00	1											
01	1											
10	1											
11	0											
NOR		<table border="1"><tr><td>ab</td><td>c</td></tr><tr><td>00</td><td>1</td></tr><tr><td>01</td><td>0</td></tr><tr><td>10</td><td>0</td></tr><tr><td>11</td><td>0</td></tr></table>	ab	c	00	1	01	0	10	0	11	0
ab	c											
00	1											
01	0											
10	0											
11	0											



CS61C L22 Representations of Combinatorial Logic Circuits (15)

Poll, Spring 2007 © UCB

## 2-input gates extend to n-inputs

• N-input XOR is the only one which isn't so obvious

• It's simple: XOR is a 1 iff the # of 1s at its input is odd →

a	b	c	y
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1




CS61C L22 Representations of Combinatorial Logic Circuits (16)

Poll, Spring 2007 © UCB

## Truth Table ⇒ Gates (e.g., majority circ.)

a	b	c	y
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1




CS61C L22 Representations of Combinatorial Logic Circuits (17)


Poll, Spring 2007 © UCB

## Truth Table ⇒ Gates (e.g., FSM circ.)

PS	Input	NS	Output
00	0	00	0
00	1	01	0
01	0	00	0
01	1	10	0
10	0	00	0
10	1	00	1



or equivalently...




CS61C L22 Representations of Combinatorial Logic Circuits (18)

Poll, Spring 2007 © UCB

## Boolean Algebra


- George Boole, 19<sup>th</sup> Century mathematician
- Developed a mathematical system (algebra) involving logic
  - later known as “Boolean Algebra”
- Primitive functions: AND, OR and NOT
- The power of BA is there's a one-to-one correspondence between circuits made up of AND, OR and NOT gates and equations in BA



+ means OR, • means AND, x means NOT



## Boolean Algebra (e.g., for majority fun.)



$$y = a \cdot b + a \cdot c + b \cdot c$$

$$y = ab + ac + bc$$




## Boolean Algebra (e.g., for FSM)

PS	Input	NS	Output
00	0	00	0
00	1	01	0
01	0	00	0
01	1	10	0
10	0	00	0
10	1	00	1




or equivalently...



$$y = PS_1 \cdot \overline{PS_0} \cdot INPUT$$



## BA: Circuit & Algebraic Simplification



original circuit

$$y = ((ab) + a) + c$$

$$= ab + a + c$$


$$= a(b + 1) + c$$

$$= a(1) + c$$

$$= a + c$$

equation derived from original circuit

algebraic simplification



simplified circuit

**BA also great for circuit verification**  
Circ X = Circ Y?  
use BA to prove!



## Laws of Boolean Algebra

$x \cdot \bar{x} = 0$	$x + \bar{x} = 1$	complementarity laws of 0's and 1's identities
$x \cdot 0 = 0$	$x + 1 = 1$	
$x \cdot 1 = x$	$x + 0 = x$	idempotent law
$x \cdot x = x$	$x + x = x$	
$x \cdot y = y \cdot x$	$x + y = y + x$	commutativity
$(xy)z = x(yz)$	$(x + y) + z = x + (y + z)$	associativity
$x(y + z) = xy + xz$	$x + yz = (x + y)(x + z)$	distribution
$xy + x = x$	$(x + y)x = x$	uniting theorem
$\bar{x} \cdot \bar{y} = \overline{x + y}$	$\overline{(x + y)} = \bar{x} \cdot \bar{y}$	DeMorgan's Law



## Boolean Algebraic Simplification Example

$$y = ab + a + c$$

$$= a(b + 1) + c \quad \text{distribution, identity}$$

$$= a(1) + c \quad \text{law of 1's}$$

$$= a + c \quad \text{identity}$$



## Canonical forms (1/2)


	abc	y
$\bar{a} \cdot \bar{b} \cdot \bar{c}$	000	1
$\bar{a} \cdot \bar{b} \cdot c$	001	1
	010	0
	011	0
$a \cdot \bar{b} \cdot \bar{c}$	100	1
	101	0
$a \cdot b \cdot \bar{c}$	110	1
	111	0

Sum-of-products  
(ORs of ANDs)



## Canonical forms (2/2)

$$\begin{aligned}
 y &= \bar{a}\bar{b}\bar{c} + \bar{a}\bar{b}c + a\bar{b}\bar{c} + ab\bar{c} \\
 &= \bar{a}\bar{b}(\bar{c} + c) + a\bar{c}(\bar{b} + b) && \text{distribution} \\
 &= \bar{a}\bar{b}(1) + a\bar{c}(1) && \text{complementarity} \\
 &= \bar{a}\bar{b} + a\bar{c} && \text{identity}
 \end{aligned}$$



## Peer Instruction

- A.  $(a+b) \cdot (\bar{a}+b) = b$
- B. N-input gates can be thought of cascaded 2-input gates. i.e.,  $(a \Delta bc \Delta d \Delta e) = a \Delta (bc \Delta (d \Delta e))$  where  $\Delta$  is one of AND, OR, XOR, NAND
- C. You can use NOR(s) with clever wiring to simulate AND, OR, & NOT

	ABC
1:	FFF
2:	FFT
3:	FTF
4:	FTT
5:	TFF
6:	TFT
7:	TFE
8:	TTT



## Peer Instruction Answer (B)

- B. N-input gates can be thought of cascaded 2-input gates. i.e.,  $(a \Delta bc \Delta d \Delta e) = a \Delta (bc \Delta (d \Delta e))$  where  $\Delta$  is one of AND, OR, XOR, NAND...**FALSE**

Let's confirm!

CORRECT 3-input					CORRECT 2-input				
XYZ	AND	OR	XOR	NAND	YZ	AND	OR	XOR	NAND
000	0	0	0	1	00	0	0	0	1
001	0	1	1	1	01	0	1	1	1
010	0	1	1	1	10	0	1	1	1
011	0	1	0	1	11	1	1	0	0
100	0	1	1	1					
101	0	1	0	1					
110	0	1	0	1					
111	1	1	1	0					



## "And In conclusion..."

- Pipeline big-delay CL for faster clock
- Finite State Machines extremely useful
  - You'll see them again in 150, 152 & 164
- Use this table and techniques we learned to transform from 1 to another

