inst.eecs.berkeley.edu/~cs61c
UC Berkeley CS61C : Machine Structures
Lecture 23 - Combinational Logic Blocks


Lecturer SOE Dan Garcia
www. cs .berkeley. edu/~ddgarcia
Salamander robot! $\Rightarrow$ Swiss scientists have built a robot that can both swim and walk. A yard long, it has a "nervous system" based on a lamprey eel.
Col
www. Cnn. Com/2007/TECH/03/08/sal amander . robot. ap
cS61c L23 Combinational Logic Blocks (1) Garcia, Spring 2007 @UCB

| Today |  |  |
| :---: | :---: | :---: |
| - Data Multiplexors <br> - Arithmetic and Logic Unit <br> - Adder/Subtractor |  |  |
|  |  |  |
|  |  |  |




## Administrivia

- SIGCSE 2007 in Covington, KY
- Special Interest Group in Computer Science Education conference
- Great chance to network with like-minded people from around the world!
- Teaching faculty
- People interested in Computer Science Education Research
- SIGCSE 2008 is in Portland, OR
" I'm the "Student Volunteer Coordinator"
- If you want to go, talk to me!
${ }^{\text {CS61C L L23 Combinational Logic Blocks (9) }}$




## Arithmetic and Logic Unit

- Most processors contain a special logic block called "Arithmetic and Logic Unit" (ALU)
- We'll show you an easy one that does ADD, SUB, bitwise AND, bitwise OR

when $S=00, R=A+B$ when $S=01, R=A-B$ when $S=10, R=A$ and $B$ when $S=11, R=A$ or $B$

CS61C L23 Combinational Logic Blocks ( 10 ) Garcla, Spring 2007 @ucB

## Adder/Subtracter Design -- how?

> - Truth-table, then determine canonical form, then minimize and implement as we've seen before

Cssct 123 Combinational Loicic Blocks (12) Garcia, Spring 2007 @ UCB


Garcia, Spring 2007 @ UCB



$$
s_{i}=\operatorname{XOR}\left(a_{i}, b_{i}, c_{i}\right)
$$

$$
c_{i+1}=\operatorname{MAJ}\left(a_{i}, b_{i}, c_{i}\right)=a_{i} b_{i}+a_{i} c_{i}+b_{i} c_{i}
$$

Cal
cs61C L23 Combinational Logic Blocks (15)


## What about overflow?

- Consider a 2-bit signed \# \& overflow:
- $10=-2+-2$ or -1
- $11=-1+-2$ only
- $00=0$ NOTHING! - $01=1+1$ only
- Highest adder

- $\mathrm{C}_{1}=$ Carry-in $=\mathrm{C}_{\text {in }}, \mathrm{C}_{2}=$ Carry-out $=\mathrm{C}_{\text {out }}$
- No $\mathrm{C}_{\text {out }}$ or $\mathrm{C}_{\text {in }} \Rightarrow$ NO overflow!

What $\cdot \mathrm{C}_{\text {in }}$, and $\mathrm{C}_{\text {out }} \Rightarrow$ NO overflow!
op? $\cdot C_{\text {in }}$, but no $C_{\text {out }} \Rightarrow A, B$ both $>0$, overflow!
$\cdot C_{\text {out, }}$, but no $C_{\text {in }} \Rightarrow A, B$ both $<0$, overflow!


$s_{i}=$
$c_{i+1}=$
6



## Peer Instruction

A. Truth table for mux with 4-bits of signals has $2^{4}$ rows
B. We could cascade N 1-bit shifters to make 1 N -bit shifter for sll, srl
C. If 1 -bit adder delay is $\mathbf{T}$, the N -bit adder delay would also be T

## ABC

## "And In conclusion..."

- Use muxes to select among input
- $S$ input bits selects $2^{5}$ inputs
- Each input can be n-bits wide, indep of $S$
- Can implement muxes hierarchically
- ALU can be implemented using a mux
- Coupled with basic block elements
- N -bit adder-subtractor done using N 1bit adders with XOR gates on input
- XOR serves as conditional inverter

Cal ©s C 1 L 23 Combinational Logic Blocks (22) Garcia, Spring 2007 @ucB

