inst.eecs.berkeley.edu/~cs61c UC Berkeley CS61C : Machine Structures

Lecture 25 CPU Design: Designing a Single-cycle CPU



2007-03-16

UC Regents approve 7% student fee increase!

Lecturer SOE Dan Garcia

www.cs.berkeley.edu/~ddgarcia

Google Summer of Code \Rightarrow

Student applications are

now open (through 2007-03-24); 131 projects available. Work on wxPython, PHP, BZFlag, LispNYC, GNU, & more!








Review

- N-bit adder-subtractor done using N 1bit adders with XOR gates on input
 - XOR serves as conditional inverter
- CPU design involves Datapath, Control
 - Datapath in MIPS involves 5 CPU stages
 - 1) Instruction Fetch
 - 2) Instruction Decode & Register Read
 - 3) ALU (Execute)
 - 4) Memory
 - 5) Register Write



Datapath Summary


- The datapath based on data transfers required to perform instructions
- A controller causes the right transfers to happen



CPU clocking (1/2)

For each instruction, how do we control the flow of information though the datapath?

- <u>Single Cycle CPU</u>: All stages of an instruction are completed within one *long* clock cycle.
 - The clock cycle is made sufficient long to allow each instruction to complete all stages without interruption and within one cycle.






CPU clocking (2/2)

For each instruction, how do we control the flow of information though the datapath?

 <u>Multiple-cycle CPU</u>: Only one stage of instruction per clock cycle.

The clock is made as long as the slowest stage.



Several significant advantages over single cycle execution: Unused stages in a particular instruction can be skipped OR instructions can be pipelined (overlapped).



How to Design a Processor: step-by-step

- 1. Analyze instruction set architecture (ISA) ⇒ datapath <u>requirements</u>
 - meaning of each instruction is given by the register transfers
 - datapath must include storage element for ISA registers
 - datapath must support each register transfer
- 2. Select set of datapath components and establish clocking methodology
- 3. <u>Assemble</u> datapath meeting requirements
- 4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer.



Review: The MIPS Instruction Formats

• All MIPS instructions are 32 bits long. 3 formats:


	31	26	21	16	71	6	0
• R-type		ор	rs	rt	rd	shamt	funct
		6 bits	5 bits	5 bits	5 bits	5 bits	6 bits
	31	26	21	16			0
• I-type		ор	rs	rt	address/immediate		
		6 bits	5 bits	5 bits		16 bits	
Linner	31	26					0
 J-type 		ор	target address				
		6 bits	26 bits				

• The different fields are:

- op: operation ("opcode") of the instruction
- rs, rt, rd: the source and destination register specifiers
- shamt: shift amount
- funct: selects the variant of the operation in the "op" field
- address / immediate: address offset or immediate value
- target address: target address of jump instruction



Step 1a: The MIPS-lite Subset for today



CS61C L25 CPU Design : Designing a Single-Cycle CPU (8)

Register Transfer Language

RTL gives the meaning of the instructions

{op, rs, rt, rd, shamt, funct} ← MEM[PC]

 $\{op, rs, rt, Imm16\} \leftarrow MEM[PC]$

• All start by fetching the instruction <u>inst</u> <u>Register Transfers</u>

- ADDU $R[rd] \leftarrow R[rs] + R[rt];$ $PC \leftarrow PC + 4$
- SUBU $R[rd] \leftarrow R[rs] R[rt];$ $PC \leftarrow PC + 4$
- ORI $R[rt] \leftarrow R[rs] \mid zero_ext(Imm16);$ $PC \leftarrow PC + 4$
- LOAD $R[rt] \leftarrow MEM[R[rs] + sign_ext(Imm16)]; PC \leftarrow PC + 4$

STORE MEM[R[rs] + sign_ext(Imm16)] ← R[rt]; PC ← PC + 4

```
BEQ if (R[rs] == R[rt]) then

PC \leftarrow PC + 4 + (sign\_ext(Imm16) \parallel 00)

else PC \leftarrow PC + 4
```



Step 1: Requirements of the Instruction Set

- Memory (MEM)
 - instructions & data (will use one for each)
- Registers (R: 32 x 32)
 - read RS
 - read RT
 - Write RT or RD
- PC
- Extender (sign/zero extend)
- Add/Sub/OR unit for operation on register(s) or extended immediate
- Add 4 or extended immediate to PC



Step 2: Components of the Datapath


Combinational Elements

Storage Elements

Clocking methodology



Combinational Logic Elements (Building Blocks)



CS61C L25 CPU Design : Designing a Single-Cycle CPU (12)

ALU Needs for MIPS-lite + Rest of MIPS

Addition, subtraction, logical OR, ==:

ADDU $R[rd] = R[rs] + R[rt]; \ldots$

- SUBU $R[rd] = R[rs] R[rt]; \ldots$
- ORI R[rt] = R[rs] | zero_ext(Imm16)...
- BEQ if (R[rs] == R[rt])...
- Test to see if output == 0 for any ALU operation gives == test. How?
- P&H also adds AND, Set Less Than (1 if A < B, 0 otherwise)





• Read the book! Important to understand lecture and for project.

• P&H 5.1-5.4



What Hardware Is Needed? (1/2)

- PC: a register which keeps track of memory addr of the next instruction
- General Purpose Registers
 - used in Stages 2 (Read) and 5 (Write)
 - MIPS has 32 of these
- Memory
 - used in Stages 1 (Fetch) and 4 (R/W)
 - cache system makes these two stages as fast as the others, on average




What Hardware Is Needed? (2/2)

- ALU
 - used in Stage 3
 - something that performs all necessary functions: arithmetic, logicals, etc.
 - we'll design details later
- Miscellaneous Registers
 - In implementations with only one stage per clock cycle, registers are inserted between stages to hold intermediate data and control signals as they travels from stage to stage.
 - Note: Register is a general purpose term meaning something that stores bits. Not all registers are in the "register file".



Storage Element: Idealized Memory

- Memory (idealized)
 - One input bus: Data In
 - One output bus: Data Out
- Memory word is selected by:




- Address selects the word to put on Data Out
- Write Enable = 1: address selects the memory word to be written via the Data In bus
- Clock input (CLK)
 - The CLK input is a factor ONLY during write operation
 - During read operation, behaves as a combinational logic block:



■ Address valid ⇒ Data Out valid after "access time."

Storage Element: Register (Building Block)

- Similar to D Flip Flop except
 - N-bit input and output
 - Write Enable input
- Write Enable:
 - negated (or deasserted) (0): Data Out will not change
 - asserted (1): Data Out will become Data In on positive edge of clock






Storage Element: Register File

Register File consists of 32 registers:

- Two 32-bit output busses: busA and busB
- One 32-bit input bus: busW
- Register is selected by:



- RA (number) selects the register to put on busA (data)
- RB (number) selects the register to put on busB (data)
- RW (number) selects the register to be written via busW (data) when Write Enable is 1

Clock input (clk)

- The clk input is a factor ONLY during write operation
- During read operation, behaves as a combinational logic block:



■ RA or RB valid ⇒ busA or busB valid after "access time."


Step 3: Assemble DataPath meeting requirements

- Register Transfer <u>Requirements</u>
 ⇒ Datapath <u>Assembly</u>
- Instruction Fetch
- Read Operands and Execute Operation



3a: Overview of the Instruction Fetch Unit

- The common RTL operations
 - Fetch the Instruction: mem[PC]
 - Update the program counter:
 - Sequential Code: PC ← PC + 4
 - Branch and Jump: PC ← "something else"






3b: Add & Subtract

• R[rd] = R[rs] op R[rt] Ex.: addU rd, rs, rt

- Ra, Rb, and Rw come from instruction's Rs, Rt, and Rd fields 31 26 21 16 11 6 0
 op rs rt rd shamt funct
- 6 bits 5 bits 5 bits 5 bits 5 bits 6 bits
 ALUctr and RegWr: control logic after decoding the instruction





CS61C L25 CPU Design : Designing a Single-Cycle CPU (22)



A. Our ALU is a synchronous device

- B. We should use the main ALU to compute PC=PC+4
- C. The ALU is inactive for memory reads or writes.





ABC

ननन

FFT

 $\mathbf{T}\mathbf{T}\mathbf{T}$

FTT

קקע

ጥፑጥ

ጥጥፑ

ጥጥጥ

2:

3.

4 ·


5.

6 ·



- A. If the destination reg is the same as the source reg, we could compute the incorrect value!
- B. We're going to be able to read 2 registers and write a 3rd in 1 cycle
- C. Datapath is hard, Control is easy

CS61C L25 CPU Design : Designing a Single-Cycle CPU (24)



Garcia, Spring 2007 © UCB



- A. Truth table for mux with 4-bits of signals has 2⁴ rows
- B. We could cascade N 1-bit shifters to make 1 N-bit shifter for sll, srl
- C. If 1-bit adder delay is T, the N-bit adder delay would also be T

CS61C L25 CPU Design : Designing a Single-Cycle CPU (25)



Garcia, Spring 2007 © UCB

Peer Instruction Answer

How to Design a Processor: step-by-step

- Instruction set architecture (ISA)
 ⇒ datapath requirements
 - meaning of each instruction is given by the register transfers
 - datapath must include storage element for ISA registers
 - datapath must support each register transfer
- Select set of datapath components and establish clocking methodology
- •3. <u>Assemble</u> datapath meeting requirements
- Analyze implementation of each instruction to determine setting of control points that effects the register transfer.
 5. Assemble the control logic (hard part!) CS1C L25 CPU Design : Designing a Single-Cycle CPU (27)