

Lecture 26
CPU Design: Designing a Single-cycle CPU, pt 2

2007-03-19




Lecturer SOE Dan Garcia

www.cs.berkeley.edu/~ddgarcia

3.6 TB DVDs? Maybe! =>

Researchers at Harvard have found a way to use light-focusing "optical antennas" to get way past the diffraction limit and focus light smaller.



How to Design a Processor: step-by-step

- Analyze instruction set architecture (ISA) => datapath requirements**
 - meaning of each instruction is given by the register transfers
 - datapath must include storage element for ISA registers
 - datapath must support each register transfer
- Select set of datapath components and establish clocking methodology**
- Assemble datapath meeting requirements**
- Analyze implementation of each instruction to determine setting of control points that effects the register transfer.**

Assemble the control logic

CS61C L26 CPU Design : Designing a Single-Cycle CPU II (2) Garcia, Spring 2007 © UCB

Clocking Methodology

- Storage elements clocked by same edge
- Being physical devices, flip-flops (FF) and combinational logic have some delays
 - Gates: delay from input change to output change
 - Signals at FF D input must be stable before active clock edge to allow signal to travel within the FF (set-up time), and we have the usual clock-to-Q delay
- "Critical path" (longest path through logic) determines length of clock period

CS61C L26 CPU Design : Designing a Single-Cycle CPU II (3) Garcia, Spring 2007 © UCB

Register-Register Timing: One complete cycle

Register Write Occurs Here

CS61C L26 CPU Design : Designing a Single-Cycle CPU II (4) Garcia, Spring 2007 © UCB

3c: Logical Operations with Immediate

• $R[rt] = R[rs] \text{ op } \text{ZeroExt}[\text{imm16}]$

31	26	21	16	0
op	rs	rt	immediate	
31	6 bits	5 bits	5 bits	16 bits
0000000000000000	immediate			
16 bits			16 bits	

But we're writing to Rt register??

CS61C L26 CPU Design : Designing a Single-Cycle CPU II (5) Garcia, Spring 2007 © UCB

3c: Logical Operations with Immediate

• $R[rt] = R[rs] \text{ op } \text{ZeroExt}[\text{imm16}]$

31	26	21	16	0
op	rs	rt	immediate	
31	6 bits	5 bits	5 bits	16 bits
0000000000000000	immediate			
16 bits			16 bits	


What about Rt register read??

• Already defined 32-bit MUX; Zero Ext?

CS61C L26 CPU Design : Designing a Single-Cycle CPU II (6) Garcia, Spring 2007 © UCB

3d: Load Operations

- $R[rt] = Mem[R[rs] + SignExt[imm16]]$
Example: `lw rt, rs, imm16`




CS61C L26 CPU Design - Designing a Single-Cycle CPU II (7)

Garcia, Spring 2007 © UCB

3d: Load Operations

- $R[rt] = Mem[R[rs] + SignExt[imm16]]$
Example: `lw rt, rs, imm16`




CS61C L26 CPU Design - Designing a Single-Cycle CPU II (8)

Garcia, Spring 2007 © UCB

3e: Store Operations

- $Mem[R[rs] + SignExt[imm16]] = R[rt]$
Ex.: `sw rt, rs, imm16`




CS61C L26 CPU Design - Designing a Single-Cycle CPU II (9)

Garcia, Spring 2007 © UCB

3e: Store Operations


- $Mem[R[rs] + SignExt[imm16]] = R[rt]$
Ex.: `sw rt, rs, imm16`



CS61C L26 CPU Design - Designing a Single-Cycle CPU II (10)

Garcia, Spring 2007 © UCB

3f: The Branch Instruction



`beq rs, rt, imm16`

- mem[PC] Fetch the instruction from memory
- Equal = $R[rs] == R[rt]$ Calculate branch condition
- if (Equal) Calculate the next instruction's address
 - $PC = PC + 4 + (SignExt(imm16) \times 4)$
- else
 - $PC = PC + 4$




CS61C L26 CPU Design - Designing a Single-Cycle CPU II (11)

Garcia, Spring 2007 © UCB

Datapath for Branch Operations




- `beq rs, rt, imm16`
Datapath generates condition (equal)



Already have mux, adder, need special sign extender for PC, need equal compare (sub?)

CS61C L26 CPU Design - Designing a Single-Cycle CPU II (12)

Garcia, Spring 2007 © UCB



Administrivia

- Friday will be a webcast archived lec
- ...no need to attend class, but you can if you want to (I'll be here)

CS61C L26 CPU Design - Designing a Single-Cycle CPU II (16)

Peer Instruction

A. Truth table for mux with 4-bits of signals has 2^4 rows

B. We could cascade N 1-bit shifters to make 1 N-bit shifter for sll, srl

C. If 1-bit adder delay is T, the N-bit adder delay would also be T

ABC	
0:	FFF
1:	FFT
2:	FTF
3:	FTT
4:	TFF
5:	TFT
6:	FTF
7:	TTT

CS61C L26 CPU Design - Designing a Single-Cycle CPU II (17)

Peer Instruction Answer

A. Truth table for mux with 4-bits of signals controls 16 inputs, for a total of 20 inputs, so truth table is 2^{20} rows... **FALSE**

B. We could cascade N 1-bit shifters to make 1 N-bit shifter for sll, srl ... **TRUE**

C. What about the cascading carry? **FALSE**

A. Truth table for mux with 4-bits of signals has 2^4 rows

B. We could cascade N 1-bit shifters to make 1 N-bit shifter for sll, srl

C. If 1-bit adder delay is T, the N-bit adder delay would also be T

ABC	
0:	FFF
1:	FFT
2:	FTF
3:	FTT
4:	TFF
5:	TFT
6:	FTF
7:	TTT

CS61C L26 CPU Design - Designing a Single-Cycle CPU II (18)

Summary: A Single Cycle Datapath

- We have everything except **control signals**

