

Lecture 26
Single-cycle CPU Control

2007-03-21

RIP
 John Backus
 1924-2007



Lecturer SOE Dan Garcia

www.cs.berkeley.edu/~ddgarcia

The Internet is broken?! =>


The "Clean Slate" team at Stanford wants to revamp the Internet, making it safer (from viruses), more reliable and transparent (no spoofing).



<http://www.technologyreview.com/Infotech/18397/>


Review: A Single Cycle Datapath

• We have everything except **control signals**




Recap: Meaning of the Control Signals

- **nPC_sel**: "4" 0 => PC <- PC + 4
 "br" 1 => PC <- PC + 4 + {SignExt(Imm16), 00}
- Later in lecture: higher-level connection between mux and branch condition




Recap: Meaning of the Control Signals

- **ExtOp**: "zero", "sign"
- **ALUsrc**: 0 => regB; 1 => immed
- **ALUctr**: "ADD", "SUB", "OR"
- **MemWr**: 1 => write memory
- **MemtoReg**: 0 => ALU; 1 => Mem
- **RegDst**: 0 => "rt"; 1 => "rd"
- **RegWr**: 1 => write register



RTL: The Add Instruction




add rd, rs, rt

- **MEM[PC]** Fetch the instruction from memory
- **R[rd] = R[rs] + R[rt]** The actual operation
- **PC = PC + 4** Calculate the next instruction's address


Instruction Fetch Unit at the Beginning of Add

• Fetch the instruction from Instruction memory: **Instruction = MEM[PC]**


- same for all instructions




The Single Cycle Datapath during Add




Instruction Fetch Unit at the End of Add




Single Cycle Datapath during Or Immediate?




Single Cycle Datapath during Or Immediate?



The Single Cycle Datapath during Load?




The Single Cycle Datapath during Load




The Single Cycle Datapath during Store?

- Data Memory $\{R[rs] + \text{SignExt}[imm16]\} = R[rt]$




The Single Cycle Datapath during Store

- Data Memory $\{R[rs] + \text{SignExt}[imm16]\} = R[rt]$




The Single Cycle Datapath during Branch?

- if $(R[rs] - R[rt]) == 0$ then Zero = 1 ; else Zero = 0




The Single Cycle Datapath during Branch

- if $(R[rs] - R[rt]) == 0$ then Zero = 1 ; else Zero = 0



Instruction Fetch Unit at the End of Branch


- if $(Zero == 1)$ then $PC = PC + 4 + \text{SignExt}[imm16]*4$; else $PC = PC + 4$



Administrivia

- Dan's office hours this week only have been moved to Friday @ 3pm
- Everything up through HW3 has a grade
 - P1 is still being addressed to find ways to give broken submissions more partial
 - H4 is being graded now
 - H5 and P2 are being graded "soon"
 - H6 is "on deck"

Step 4: Given Datapath: RTL → Control



A Summary of the Control Signals (1/2)

inst. Register Transfer

add $R[rd] \leftarrow R[rs] + R[rt]$; $PC \leftarrow PC + 4$
 $ALUSrc = RegB, ALUctr = "ADD", RegDst = rd, RegWr, nPC_sel = "+4"$

sub $R[rd] \leftarrow R[rs] - R[rt]$; $PC \leftarrow PC + 4$
 $ALUSrc = RegB, ALUctr = "SUB", RegDst = rd, RegWr, nPC_sel = "+4"$

ori $R[rt] \leftarrow R[rs] + zero_ext(Imm16)$; $PC \leftarrow PC + 4$
 $ALUSrc = Im, Extop = "Z", ALUctr = "OR", RegDst = rt, RegWr, nPC_sel = "+4"$

lw $R[rt] \leftarrow MEM[R[rs] + sign_ext(Imm16)]$; $PC \leftarrow PC + 4$
 $ALUSrc = Im, Extop = "sn", ALUctr = "ADD", MentoReg, RegDst = rt, RegWr, nPC_sel = "+4"$

sw $MEM[R[rs] + sign_ext(Imm16)] \leftarrow R[rs]$; $PC \leftarrow PC + 4$
 $ALUSrc = Im, Extop = "sn", ALUctr = "ADD", MemWr, nPC_sel = "+4"$

beq if $(R[rs] == R[rt])$ then $PC \leftarrow PC + sign_ext(Imm16) || 00$ else $PC \leftarrow PC + 4$
 $nPC_sel = "br", ALUctr = "SUB"$



A Summary of the Control Signals (2/2)

See Appendix A

func	10 0000	10 0010	We Don't Care :-)				
op	00 0000	00 0000	00 1101	10 0011	10 1011	00 0100 00 0010	
	add	sub	ori	lw	sw	beq	jump
RegDst	1	1	0	0	x	x	x
ALUSrc	0	0	1	1	1	0	x
MentoReg	0	0	0	1	x	x	x
RegWrite	1	1	1	1	0	0	0
MemWrite	0	0	0	0	1	0	0
nPCsel	0	0	0	0	0	1	?
Jump	0	0	0	0	0	0	1
ExtOp	x	x	0	1	1	x	x
ALUctr<2:0>	Add	Subtract	Or	Add	Add	Subtract	x

R-type: op (31-26) rs (25-21) rt (20-16) rd (15-11) $shamt$ (10-6) $funct$ (5-0) add, sub

I-type: op (31-26) rs (25-21) rt (20-16) immediate (15-0) ori, lw, sw, beq

J-type: op (31-26) target address (25-0) jump



Boolean Expressions for Controller

RegDst = add + sub
 ALUSrc = ori + lw + sw
 MentoReg = lw
 RegWrite = add + sub + ori + lw
 MemWrite = sw
 nPCsel = beq
 Jump = jump
 ExtOp = lw + sw
 ALUctr[0] = sub + beq (assume ALUctr is 0 ADD, 01: SUB, 10: OR)
 ALUctr[1] = or




where,

$rtype = \sim op_2 * \sim op_4 * \sim op_5 * \sim op_2 * \sim op_1 * \sim op_0$
 $ori = \sim op_2 * \sim op_4 * op_3 * op_2 * \sim op_1 * op_0$
 $lw = op_2 * \sim op_4 * \sim op_3 * \sim op_2 * op_1 * op_0$
 $sw = op_2 * \sim op_4 * op_3 * \sim op_2 * op_1 * op_0$
 $beq = \sim op_2 * \sim op_4 * \sim op_3 * op_2 * \sim op_1 * \sim op_0$
 $jump = \sim op_2 * \sim op_4 * \sim op_3 * \sim op_2 * op_1 * \sim op_0$


$add = rtype * func_2 * \sim func_4 * \sim func_3 * \sim func_2 * \sim func_1 * \sim func_0$
 $sub = rtype * func_2 * \sim func_4 * \sim func_3 * \sim func_2 * func_1 * \sim func_0$

How do we implement this in gates?

Controller Implementation



Peer Instruction




- MemToReg='x' & ALUctr='sub'. SUB or BEQ?
- ALUctr='add'. Which 1 signal is different for all 3 of: ADD, LW, & SW? RegDst or ExtOp?
- "Don't Care" signals are useful because we can simplify our PLA personality matrix. F / T?

ABC	
0:	S _R F
1:	S _R T
2:	S _E F
3:	S _E T
4:	B _R F
5:	B _R T
6:	B _E F
7:	B _E T

Summary: Single-cycle Processor

5 steps to design a processor

1. Analyze instruction set → datapath requirements
2. Select set of datapath components & establish clock methodology
3. Assemble datapath meeting the requirements
4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer.
5. Assemble the control logic
 - Formulate Logic Equations
 - Design Circuits



CS61C L27 Single-Cycle CPU Control (25)

Garcia, Spring 2007 © UCB

Bonus slides

- These are extra slides that used to be included in lecture notes, but have been moved to this, the “bonus” area to serve as a supplement.
- The slides will appear in the order they would have in the normal presentation

Bonus




CS61C L27 Single-Cycle CPU Control (26)

Garcia, Spring 2007 © UCB

The Single Cycle Datapath during Jump

- J-type $\overbrace{\text{op}}^{31}$ $\overbrace{\text{target address}}^{26, 25}$ $\overbrace{\text{jump}}^0$
- New PC = { PC[31..28], target address, 00 }




CS61C L27 Single-Cycle CPU Control (27)

Garcia, Spring 2007 © UCB

The Single Cycle Datapath during Jump

- J-type $\overbrace{\text{op}}^{31}$ $\overbrace{\text{target address}}^{26, 25}$ $\overbrace{\text{jump}}^0$
- New PC = { PC[31..28], target address, 00 }




CS61C L27 Single-Cycle CPU Control (28)

Garcia, Spring 2007 © UCB

Instruction Fetch Unit at the End of Jump

- J-type $\overbrace{\text{op}}^{31}$ $\overbrace{\text{target address}}^{26, 25}$ $\overbrace{\text{jump}}^0$
- New PC = { PC[31..28], target address, 00 }




CS61C L27 Single-Cycle CPU Control (29)

Garcia, Spring 2007 © UCB

Instruction Fetch Unit at the End of Jump

- J-type $\overbrace{\text{op}}^{31}$ $\overbrace{\text{target address}}^{26, 25}$ $\overbrace{\text{jump}}^0$
- New PC = { PC[31..28], target address, 00 }



CS61C L27 Single-Cycle CPU Control (30)

Garcia, Spring 2007 © UCB