

**Lecture 29**  
**CPU Design : Pipelining to Improve Performance**



2007-04-02

Lecturer SOE Dan Garcia

www.cs.berkeley.edu/~ddgarcia

Wirelessly recharge batt → Powercast & Philips have developed a wireless power system. Pacemakers & defibrillators req surgery to replace dead batteries... not any more!

**Review: Single cycle datapath**


◦ **5 steps to design a processor**

- 1. Analyze instruction set ⇒ datapath requirements
- 2. Select set of datapath components & establish clock methodology
- 3. Assemble datapath meeting the requirements
- 4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer.
- 5. Assemble the control logic

◦ **Control is the hard part**


◦ **MIPS makes that easier**

- Instructions same size
- Source registers always in same place
- Immediates same size, location
- Operations always on registers/immediates



**How We Build The Controller**

RegDst = add + sub  
 ALUSrc = ori + lw + sw  
 MemtoReg = lw  
 RegWrite = add + sub + ori + lw  
 MemWrite = sw  
 nPCsel = beq  
 Jump = jump  
 ExtOp = lw + sw  
 ALUctr[0] = sub + beq (assume ALUctr is 0 ADD, 01: SUB, 10: OR)  
 ALUctr[1] = or



where,

$rtype = \sim op_5 * \sim op_4 * \sim op_3 * \sim op_2 * \sim op_1 * \sim op_0$   
 $ori = \sim op_5 * \sim op_4 * op_3 * op_2 * \sim op_1 * op_0$   
 $lw = op_5 * \sim op_4 * \sim op_3 * \sim op_2 * op_1 * op_0$   
 $sw = op_5 * \sim op_4 * op_3 * \sim op_2 * op_1 * op_0$   
 $beq = \sim op_5 * \sim op_4 * \sim op_3 * op_2 * \sim op_1 * \sim op_0$   
 $jump = \sim op_5 * \sim op_4 * \sim op_3 * \sim op_2 * op_1 * \sim op_0$

How do we implement this in gates?

$add = rtype * func_2 * \sim func_1 * \sim func_0$   
 $sub = rtype * func_2 * \sim func_1 * \sim func_0 * func_1 * \sim func_0$

**Processor Performance**

• Can we estimate the clock rate (frequency) of our single-cycle processor? We know:

- 1 cycle per instruction
- lw is the most demanding instruction.
- Assume approximate delays for major pieces of the datapath:
  - Instr. Mem, ALU, Data Mem : 2ns each, regfile 1ns
  - Instruction execution requires: 2 + 1 + 2 + 2 + 1 = 8ns
  - ⇒ 125 MHz

• What can we do to improve clock rate?

• Will this improve performance as well?

- We want increases in clock rate to result in programs executing quicker.

**Gotta Do Laundry**

◦ Ann, Brian, Cathy, Dave each have one load of clothes to wash, dry, fold, and put away



◦ Washer takes 30 minutes



◦ Dryer takes 30 minutes




◦ "Folder" takes 30 minutes



◦ "Stasher" takes 30 minutes to put clothes into drawers




**Sequential Laundry**



• Sequential laundry takes 8 hours for 4 loads

## Pipelined Laundry



CS61C L29 CPU Design - Pipelining to Improve Performance (7)

Garcia, Spring 2007 © UC Berkeley

## General Definitions


- **Latency**: time to completely execute a certain task
  - for example, time to read a sector from disk is disk access time or disk latency
- **Throughput**: amount of work that can be done over a period of time



CS61C L29 CPU Design - Pipelining to Improve Performance (8)

Garcia, Spring 2007 © UC Berkeley


## Pipelining Lessons (1/2)



CS61C L29 CPU Design - Pipelining to Improve Performance (9)

Garcia, Spring 2007 © UC Berkeley

## Pipelining Lessons (2/2)



CS61C L29 CPU Design - Pipelining to Improve Performance (10)

Garcia, Spring 2007 © UC Berkeley

## Steps in Executing MIPS


- 1) **IFtch**: **I**nstruction **F**etch, Increment PC
- 2) **Dcd**: **I**nstruction **D**ecode, Read Registers
- 3) **Exec**:  
Mem-ref: Calculate Address  
Arith-log: Perform Operation
- 4) **Mem**:  
Load: Read Data from Memory  
Store: Write Data to Memory
- 5) **WB**: **W**rite Data **B**ack to Register



CS61C L29 CPU Design - Pipelining to Improve Performance (11)

Garcia, Spring 2007 © UC Berkeley

## Pipelined Execution Representation




- Every instruction must take same number of steps, also called pipeline "**stages**", so some will go idle sometimes




CS61C L29 CPU Design - Pipelining to Improve Performance (12)

Garcia, Spring 2007 © UC Berkeley

## Review: Datapath for MIPS



- Use datapath figure to represent pipeline




CS61C L29 CPU Design - Pipelining to Improve Performance (13)

Garcia, Spring 2007 © UCB

## Graphical Pipeline Representation

(In Reg, right half highlight read, left half write)  
Time (clock cycles)



CS61C L28 CPU Design - Pipelining to Improve Performance (14)

Garcia, Spring 2007 © UCB

## Example

- Suppose 2 ns for memory access, 2 ns for ALU operation, and 1 ns for register file read or write; compute instr rate

- Nonpipelined Execution:

- $lw$ : IF + Read Reg + ALU + Memory + Write Reg = 2 + 1 + 2 + 2 + 1 = 8 ns

- $add$ : IF + Read Reg + ALU + Write Reg = 2 + 1 + 2 + 1 = 6 ns  
(recall 8ns for single-cycle processor)

- Pipelined Execution:


- $\text{Max}(\text{IF}, \text{Read Reg}, \text{ALU}, \text{Memory}, \text{Write Reg}) = 2 \text{ ns}$



CS61C L29 CPU Design - Pipelining to Improve Performance (15)

Garcia, Spring 2007 © UCB

## Pipeline Hazard: Matching socks in later load



A depends on D; **stall** since folder tied up



CS61C L29 CPU Design - Pipelining to Improve Performance (16)

Garcia, Spring 2007 © UCB

## Administrivia

- Want to redo your autograded assignments for more credit?
  - We may have an opportunity for you...
- Performance Competition Up!



- Rewrite HW2 to be as fast as possible
- It'll be run on real MIPS machine (PS2)
  - You can optimize C or MIPS or BOTH!!
- Do it for pride, fame (& EPA points)
- Two competitions
  - Traditional (same spec as H2)
  - Unbounded (same H2 Extra for Experts spec)



CS61C L29 CPU Design - Pipelining to Improve Performance (17)

Garcia, Spring 2007 © UCB

## Problems for Pipelining CPUs

- Limits to pipelining: **Hazards** prevent next instruction from executing during its designated clock cycle
  - **Structural hazards**: HW cannot support some combination of instructions (single person to fold and put clothes away)
  - **Control hazards**: Pipelining of branches causes later instruction fetches to wait for the result of the branch
  - **Data hazards**: Instruction depends on result of prior instruction still in the pipeline (missing sock)
- These might result in pipeline **stalls** or "**bubbles**" in the pipeline.



CS61C L29 CPU Design - Pipelining to Improve Performance (18)

Garcia, Spring 2007 © UCB

