inst.eecs.berkeley.edu/~cs61c UC Berkeley CS61C : Machine Structures

Lecture 43 – Hardware Parallel Computing



2007-05-04

Thanks to Dave Patterson for his Berkeley View slides view.eecs.berkeley.edu

Lecturer SOE Dan Garcia

www.cs.berkeley.edu/~ddgarcia

Leakage solved! \Rightarrow

Insulators to separate

wires on chips have always had problems with current leakage. Air is much better, but hard to manufacture. IBM announces they've found a way!





news.bbc.co.uk/2/hi/technology/6618919.stm CS61C L43 Hardware Parallel Computing (1)

Garcia, Spring 2007 © UCB

Background: Threads

- A *Thread* stands for "thread of execution", is a single stream of instructions
 - A program can split, or fork itself into separate threads, which can (in theory) execute simultaneously.
 - It has its own registers, PC, etc.
 - Threads from the same process operate in the same virtual address space
 - switching threads faster than switching processes!
 - An easy way to describe/think about parallelism



Background: Multithreading

- Multithreading is running multiple threads through the same hardware
- Could we do *Time Division Multipexing* better in hardware?
- Sure, if we had the HW to support it!



Background: Multicore

- Put multiple CPU's on the same die
- Why is this better than multiple dies?
 - Smaller
 - Cheaper
 - Closer, so lower inter-processor latency
 - Can share a L2 Cache (complicated)
 - Less power

Cost of multicore: complexity and slower single-thread execution





CS61C L43 Hardware Parallel Computing (5)

Real World Example: Cell Processor



- Multicore, and more....
- Heart of the Playstation 3



Real World Example 1: Cell Processor

- •9 Cores (1PPE, 8SPE) at 3.2GHz
- Power Processing Element (PPE)
 - Supervises all activities, allocates work
 - Is multithreaded (2 threads)
- Synergystic Processing Element (SPE)
 - Where work gets done
 - Very Superscalar
 - No Cache, only "Local Store"





- A. The majority of PS3's processing power comes from the Cell processor
- B. Berkeley profs believe multicore is the future of computing
- C. Current multicore techniques can scale well to many (32+) cores





Peer Instruction Answer

- 1. All PS3 is 2.18TFLOPS, Cell is only 204GFLOPS (GPU can do a lot...) FALSE
- 2. Not multicore, manycore! FALSE
- 3. Share memory and caches huge barrier. That's why Cell has Local Store! FALSE
- A. The majority of PS3's processing power comes from the Cell processor
- B. Berkeley profs believe multicore is the future of computing
- C. Current multicore techniques can scale well to many (32+) cores





Upcoming Calendar

Week #	Mon	Wed	Thu Lab	Fri
#15 This week	Re- configurable Computing (Michael)	Parallel Computing in Software (Matt)	Parallel? I/O Networking & 61C Feedback Survey	Parallel Computing in Hardware (Dan's last OH 3pm)
#16	LAST CLASS	Perf comp due Tues		
Last week o' classes	Summary, Review, & HKN Evals	Wed 2pm Review 10 Evans		

FINAL EXAM Sat 2007-05-12 @ 12:30pm-3:30pm 2050 VLSB



Garcia, Spring 2007 © UCB

High Level Message

- Everything is changing
- Old conventional wisdom is out
- We desperately need new approach to HW and SW based on parallelism since industry has bet its future that parallelism works
- Need to create a "watering hole" to bring everyone together to quickly find that solution
 - architects, language designers, application experts, numerical analysts, algorithm designers, programmers, ...

CS61C L43 Hardware Parallel Computing (11)

Conventional Wisdom (CW) in Computer Architecture

- 1. Old CW: Power is free, but transistors expensive
- New CW: <u>Power wall</u> Power expensive, transistors "free"
 - Can put more transistors on a chip than have power to turn on
- 2. Old CW: Multiplies slow, but loads fast
- New CW: <u>Memory wall</u> Loads slow, multiplies fast
 - 200 clocks to DRAM, but even FP multiplies only 4 clocks
- 3. Old CW: More ILP via compiler / architecture innovation
 - Branch prediction, speculation, Out-of-order execution, VLIW, ...
- New CW: ILP wall Diminishing returns on more ILP
- 4. Old CW: 2X CPU Performance every 18 months
- New CW is <u>Power Wall</u> + <u>Memory Wall</u> + <u>ILP Wall</u> = <u>Brick Wall</u>



Uniprocessor Performance (SPECint)



CS61C L43 Hardware Parallel Computing (13)

Sea Change in Chip Design

- Intel 4004 (1971): 4-bit processor, 2312 transistors, 0.4 MHz, 10 micron PMOS, 11 mm² chip
- RISC II (1983): 32-bit, 5 stage pipeline, 40,760 transistors, 3 MHz, 3 micron NMOS, 60 mm² chip
- 125 mm² chip, 0.065 micron CMOS = 2312 RISC II+FPU+Icache+Dcache
 - RISC II shrinks to ≈ 0.02 mm² at 65 nm
 - Caches via DRAM or 1 transistor SRAM or 3D chip stacking
 - Proximity Communication via capacitive coupling at > 1 TB/s ? (Ivan Sutherland @ Sun / Berkeley)







Parallelism again? What's different this time?

"This shift toward increasing parallelism is not a triumphant stride forward based on breakthroughs in novel software and architectures for parallelism; instead, this plunge into parallelism is actually a retreat from even greater challenges that thwart efficient silicon implementation of traditional uniprocessor architectures."

- Berkeley View, December 2006

 HW/SW Industry bet its future that breakthroughs will appear before it's too late



view.eecs.berkeley.edu

CS61C L43 Hardware Parallel Computing (15)

Need a New Approach



- Berkeley researchers from many backgrounds met between February 2005 and December 2006 to discuss parallelism
 - Circuit design, computer architecture, massively parallel computing, computer-aided design, embedded hardware and software, programming languages, compilers, scientific programming, and numerical analysis
- Krste Asanovic, Ras Bodik, Jim Demmel, John Kubiatowicz, Edward Lee, George Necula, Kurt Keutzer, Dave Patterson, Koshik Sen, John Shalf, Kathy Yelick + others
- Tried to learn from successes in embedded and high performance computing



Led to 7 Questions to frame parallel research

7 Questions for Parallelism

Applications:

What are the apps?
 What are kernels of apps?

• Hardware:

3. What are HW building blocks?4. How to connect them?

Programming Model & Systems Software:

5. How to describe apps & kernels?6. How to program the HW?

• Evaluation:

7. How to measure success?



(Inspired by a view of the Golden Gate Bridge from Berkeley)



Hardware Tower: What are the problems?



- Intel Tejas Pentium 4 cancelled due to power issues
- Yield on leading edge processes dropping dramatically
 - IBM quotes yields of 10 20% on 8processor Cell
- Design/validation leading edge chip is becoming unmanageable
 - Verification teams > design teams on leading edge processors



HW Solution: Small is Beautiful



- Expect modestly pipelined (5- to 9-stage) CPUs, FPUs, vector, Single Inst Multiple Data (SIMD) Processing Elements (PEs)
 - Small cores not much slower than large cores
- Parallel is energy efficient path to performance: P≈V²
 - Lower threshold and supply voltages lowers energy per op
- Redundant processors can improve chip yield
 - Cisco Metro 188 CPUs + 4 spares; Sun Niagara sells 6 or 8 CPUs
- Small, regular processing elements easier to verify
- One size fits all?



Amdahl's Law \Rightarrow Heterogeneous processors?

Number of Cores/Socket



- We need <u>revolution</u>, not evolution
- Software or architecture alone can't fix parallel programming problem, need innovations in both
- "Multicore" 2X cores per generation: 2, 4, 8, ...
- "Manycore" 100s is highest performance per unit area, and per Watt, then 2X per generation: 64, 128, 256, 512, 1024 ...
- Multicore architectures & Programming Models good for 2 to 32 cores won't evolve to Manycore systems of 1000's of processors
 ⇒ Desperately need HW/SW models that work for Manycore or will run out of steam
 (as ILP ran out of steam at 4 instructions)





- ≈ Only companies can build HW, and it takes years
- 2. Software people don't start working hard until hardware arrives
 - 3 months after HW arrives, SW people list everything that must be fixed, then we all wait 4 years for next iteration of HW/SW
- 3. How get 1000 CPU systems in hands of researchers to innovate in timely fashion on in algorithms, compilers, languages, OS, architectures, ... ?





Build Academic Manycore from FPGAs RAMP

- As ≈ 16 CPUs will fit in Field Programmable Gate Array (FPGA), 1000-CPU system from ≈ 64 FPGAs?
 - 8 32-bit simple "soft core" RISC at 100MHz in 2004 (Virtex-II)
 - FPGA generations every 1.5 yrs; ≈ 2X CPUs, ≈ 1.2X clock rate
- HW research community does logic design ("gate shareware") to create out-of-the-box, Manycore
 - E.g., 1000 processor, standard ISA binary-compatible, 64-bit, cache-coherent supercomputer @ ≈ 150 MHz/CPU in 2007
 - RAMPants: 10 faculty at Berkeley, CMU, MIT, Stanford, Texas, and Washington
- "Research Accelerator for Multiple Processors" as a vehicle to attract many to parallel challenge



Why Good for <u>Research Manycore</u>?



	SMP	Cluster	Simulate	RAMP
Scalability (1k CPUs)	С	Α	Α	Α
Cost (1k CPUs)	F (\$40M)	C (\$2-3M)	A+ (\$0M)	A (\$0.1-0.2M)
Cost of ownership	Α	D	Α	Α
Power/Space (kilowatts, racks)	D (120 kw, 12 racks)	D (120 kw, 12 racks)	A+ (.1 kw, 0.1 racks)	A (1.5 kw, 0.3 racks)
Community	D	Α	Α	Α
Observability	D	С	A+	A+
Reproducibility	В	D	A+	A+
Reconfigurability	D	С	A+	A+
Credibility	A+	A+	F	B+/A-
Perform. (clock)	A (2 GHz)	A (3 GHz)	F (0 GHz)	C (0.1 GHz)
GPA	С	B-	В	A-

Multiprocessing Watering Hole





Parallel file system Dataflow language/computer Data center in a box Fault insertion to check dependability Router design Compile to FPGA Flight Data Recorder Security enhancements Transactional Memory Internet in a box 128-bit Floating Point Libraries Parallel languages

- Killer app: ≈ All CS Research, Advanced Development
- RAMP attracts many communities to shared artifact
 ⇒ Cross-disciplinary interactions
- RAMP as next Standard Research/AD Platform? (e.g., VAX/BSD Unix in 1980s)



Reasons for Optimism towards Parallel Revolution this time

- End of sequential microprocessor/faster clock rates
 - No looming sequential juggernaut to kill parallel revolution
- SW & HW industries fully committed to parallelism
 - End of La-Z-Boy Programming Era
- Moore's Law continues, so soon can put 1000s of simple cores on an economical chip
- Communication between cores within a chip at low latency (20X) and high bandwidth (100X)
 - Processor-to-Processor fast even if Memory slow
- All cores equal distance to shared main memory
 - Less data distribution challenges

