

inst.eecs.berkeley.edu/~cs61c UCB CS61C : Machine Structures Lecture 29 - CPU Design : Pipelining to Improve Performance II

2010-04-07

Dan Garcia

IS 3D BAD FOR YOU? MANY HAVE EYESTRAIN!

Cal researcher Marty Banks has put together a system to help with the evestrain many viewers experience with 3D content on a small screen - the vergence / accomodation conflict.

clock cycle

put clothes away)

in the pipeline.

al





www.technologyreview.com/computing/24976

Review

- Pipelining is a BIG idea
- Optimal Pipeline
 - Each stage is executing part of an instruction each clock cycle.
 - One instruction finishes during each clock cycle.
 - On average, execute far more quickly.
- What makes this work?
 - Similarities between instructions allow us to use same stages for all instructions (generally).
 - Each stage takes about the same amount of time as all others: little wasted time.

Cal






Structural Hazard #2: Registers (1/2) Time (clock cycles) L n s 1\$ Reg D\$ รพ t r. Instr 1 I\$ I\$ 0 Instr 2 r Instr 3 d е IŚ D\$ Instr 4 r Can we read and write to registers simultaneously? Cal Spring 2010 © UCB co II (6)

Structural Hazard #2: Registers (2/2)

- Two different solutions have been used:
 - 1) RegFile access is VERY fast: takes less than half the time of ALU stage
 - Write to Registers during first half of each clock cycle
 - Read from Registers during second half of each clock cycle
 - 2) Build RegFile with independent read and write ports
- Result: can perform Read and Write during same clock cycle





Control Hazard: Branching (2/9)


Cal


Cal


- We had put branch decision-making hardware in ALU stage
 - therefore two more instructions after the branch will always be fetched, whether or not the branch is taken
- Desired functionality of a branch
 - if we do not take the branch, don't waste any time and continue executing normally
 - if we take the branch, don't execute any instructions after the branch, just go to the desired label






















Data Hazards (1/2)					
 Consider the following sequence of instructions 					
add <u>\$t0</u> , \$t1, \$t2					
sub \$t4, <u>\$t0</u> ,\$t3					
and \$t5, <u>\$t0</u> ,\$t6					
or \$t7, <u>\$t0</u> ,\$t8					
xor \$t9, <u>\$t0</u> ,\$t10					
CARC LEP CPU Dadge : Pipelining to Improve Performance 1 (M)	Garcia, Spring 2010 © UCB				









































Peer	r Instru	uction	n (2/2)	
Assume pipeline, load haza Rewrite ti (clock cy	1 instr/c forward urds (aft his code cles) pe	lock, ling, ij er 10 e to re er loop	delayed branch, 5 stage nterlock on unresolved loops, so pipeline full). educe pipeline stages o to as few as possible.	1 2
Loop :	sw addiu	\$t0, \$t0, \$s1,	0(\$s1) \$t0, \$s2 0(\$s1) \$s1, -4 \$zero, Loop	1 2 3 4 5 6 7
	ny pipel ition to		tages (clock cycles) per ite this code?	8 9 10

