


inst.eecs.berkeley.edu/~cs61c UCB CS61C : Machine Structures

Lecture 29 – CPU Design : Pipelining to Improve Performance II 2010-04-07

Lecturer SOE Dan Garcia

IS 3D BAD FOR YOU? MANY HAVE EYESTRAIN!

Cal researcher Marty Banks has put together a system to help with the eyestrain many viewers experience with 3D content on a small screen – the vergence / accomodation conflict.



www.technologyreview.com/computing/24976

Review

- Pipelining is a BIG idea
- Optimal Pipeline
 - Each stage is executing part of an instruction each clock cycle.
 - One instruction finishes during each clock cycle.
 - On average, execute far more quickly.
- What makes this work?
 - Similarities between instructions allow us to use same stages for all instructions (generally).
 - Each stage takes about the same amount of time as all others: little wasted time.




Problems for Pipelining CPUs

- Limits to pipelining: <u>Hazards</u> prevent next instruction from executing during its designated clock cycle
 - <u>Structural hazards</u>: HW cannot support some combination of instructions (single person to fold and put clothes away)
 - Control hazards: Pipelining of branches causes later instruction fetches to wait for the result of the branch
 - <u>Data hazards</u>: Instruction depends on result of prior instruction still in the pipeline (missing sock)
- These might result in pipeline stalls or "bubbles" in the pipeline.



Structural Hazard #1: Single Memory (1/2)



Read same memory twice in same clock cycle

CS61C L29 CPU Design : Pipelining to Improve Performance II (4)


Structural Hazard #1: Single Memory (2/2)

Solution:

- infeasible and inefficient to create second memory
- We'll learn about this more friday/next week)
-so simulate this by having two Level 1 Caches
 - (a temporary smaller [of usually most recently used] copy of memory)
- have both an L1 Instruction Cache and an L1 Data Cache
- need more complex hardware to control when both caches miss



Structural Hazard #2: Registers (1/2)



Cal

Can we read and write to registers simultaneously?


CS61C L29 CPU Design : Pipelining to Improve Performance II (6)

Structural Hazard #2: Registers (2/2)

- Two different solutions have been used:
 - 1) RegFile access is *VERY* fast: takes less than half the time of ALU stage
 - Write to Registers during first half of each clock cycle
 - Read from Registers during second half of each clock cycle
 - 2) Build RegFile with independent read and write ports
- Result: can perform Read and Write during same clock cycle



Control Hazard: Branching (1/9)



CS61C L29 CPU Design : Pipelining to Improve Performance II (8)

Control Hazard: Branching (2/9)

- We had put branch decision-making hardware in ALU stage
 - therefore two more instructions after the branch will always be fetched, whether or not the branch is taken
- Desired functionality of a branch
 - if we do not take the branch, don't waste any time and continue executing normally
 - if we take the branch, don't execute any instructions after the branch, just go to the desired label



Control Hazard: Branching (3/9)

- Initial Solution: Stall until decision is made
 - insert "no-op" instructions (those that accomplish nothing, just take time) or hold up the fetch of the next instruction (for 2 cycles).
 - Drawback: branches take 3 clock cycles each (assuming comparator is put in ALU stage)




Control Hazard: Branching (4/9)

Optimization #1:

- insert special branch comparator in Stage 2
- as soon as instruction is decoded (Opcode identifies it as a branch), immediately make a decision and set the new value of the PC
- Benefit: since branch is complete in Stage 2, only one unnecessary instruction is fetched, so only one no-op is needed
- Side Note: This means that branches are idle in Stages 3, 4 and 5.




Control Hazard: Branching (5/9)



Branch comparator moved to Decode stage.


CS61C L29 CPU Design : Pipelining to Improve Performance II (12)

Control Hazard: Branching (6/9)



Control Hazard: Branching (7/9)

Controller inserting a single bubble



Impact: 2 clock cycles per branch instruction \Rightarrow slow

...story about engineer, physicist, mathematician asked to / build a fence around a flock of sheep using minimal fence...

e

Control Hazard: Branching (8/9)

- Optimization #2: Redefine branches
 - Old definition: if we take the branch, none of the instructions after the branch get executed by accident
 - New definition: whether or not we take the branch, the single instruction immediately following the branch gets executed (called the branch-delay slot)
- The term "Delayed Branch" means we always execute inst after branch
- This optimization is used with MIPS



Control Hazard: Branching (9/9)

Notes on Branch-Delay Slot

- Worst-Case Scenario: can always put a no-op in the branch-delay slot
- Better Case: can find an instruction preceding the branch which can be placed in the branch-delay slot without affecting flow of the program
 - re-ordering instructions is a common method of speeding up programs
 - compiler must be very smart in order to find instructions to do this
 - usually can find such an instruction at least 50% of the time



- Jumps also have a delay slot...

Example: Nondelayed vs. Delayed Branch

Delayed Branch Nondelayed Branch or \$8, \$9,\$10 add \$1 ,\$2,\$3 add \$1 ,\$2,\$3 sub \$4, \$5,\$6 sub \$4, \$5,\$6 beq \$1, \$4, Exit beq \$1, \$4, Exit or \$8, \$9,\$10 xor \$10, \$1,\$11 xor \$10, \$1,\$11 Exit: Exit:

CS61C L29 CPU Design : Pipelining to Improve Performance II (17)

Data Hazards (1/2)

Consider the following sequence of instructions


add <u>\$t0</u>, \$t1, \$t2

- sub \$t4, <u>\$t0</u>,\$t3
- and \$t5, <u>\$t0</u>,\$t6
- or \$t7, <u>\$t0</u>, \$t8
- xor \$t9, <u>\$t0</u> ,\$t10




Data Hazards (2/2)

Data-flow backward in time are hazards
 Time (clock cycles)



Data Hazard Solution: Forwarding

Forward result from one stage to another






"or" hazard solved by register hardware

CS61C L29 CPU Design : Pipelining to Improve Performance II (20)

Data Hazard: Loads (1/4)

Dataflow backwards in time are hazards




- Can't solve all cases with forwarding
- Must stall instruction dependent on load, then forward (more hardware)



Data Hazard: Loads (2/4)

• Hardware stalls pipeline


Called "interlock"



Data Hazard: Loads (3/4)

- Instruction slot after a load is called "load delay slot"
- If that instruction uses the result of the load, then the hardware interlock will stall it for one cycle.
- If the compiler puts an unrelated instruction in that slot, then no stall
- Letting the hardware stall the instruction in the delay slot is equivalent to putting a nop in the slot (except the latter uses more code space)






CS61C L29 CPU Design : Pipelining to Improve Performance II (24)

Peer Instruction

1) Thanks to pipelining, I have <u>reduced the time</u> it took me to wash my one shirt.

2) Longer pipelines are <u>always a win</u> (since less work per stage & a faster clock).





CS61C L29 CPU Design : Pipelining to Improve Performance II (25)

"And in Conclusion.."

- Pipeline challenge is hazards
 - Forwarding helps w/many data hazards
 - Delayed branch helps with control hazard in 5 stage pipeline
 - Load delay slot / interlock necessary
- More aggressive performance:
 - Superscalar
 - Out-of-order execution



Bonus slides

- These are extra slides that used to be included in lecture notes, but have been moved to this, the "bonus" area to serve as a supplement.
- The slides will appear in the order they would have in the normal presentation






Historical Trivia

- First MIPS design did not interlock and stall on load-use data hazard
- Real reason for name behind MIPS: Microprocessor without
 Interlocked
 Pipeline
 Stages

 Word Play on acronym for Millions of Instructions Per Second, also called MIPS



Pipeline Hazard: Matching socks in later load




A depends on D; stall since folder tied up; Note this is much different from processor cases so far. We have not had a earlier instruction
 depend on a later one.



CS61C L29 CPU Design : Pipelining to Improve Performance II (29)


Out-of-Order Laundry: Don't Wait



resources to allow out-of-order

CS61C L29 CPU Design : Pipelining to Improve Performance II (30)

Superscalar Laundry: Parallel per stage



CS61C L29 CPU Design : Pipelining to Improve Performance II (31)



7 Task mix underutilizes extra resources

CS61C L29 CPU Design : Pipelining to Improve Performance II (32)

Peer Instruction (1/2)


Assume 1 instr/clock, delayed branch, 5 stage pipeline, forwarding, interlock on unresolved load hazards (after 10³ loops, so pipeline full)

Loop: lw \$t0, 0(\$s1)
 addu \$t0, \$t0, \$s2
 sw \$t0, 0(\$s1)
 addiu \$s1, \$s1, -4
 bne \$s1, \$zero, Loop
 nop

•How many pipeline stages (clock cycles) per loop iteration to execute this code?

12345678910





CS61C L29 CPU Design : Pipelining to Improve Performance II (34)

Peer Instruction (2/2)


Assume 1 instr/clock, delayed branch, 5 stage pipeline, forwarding, interlock on unresolved load hazards (after 10³ loops, so pipeline full). Rewrite this code to reduce pipeline stages (clock cycles) per loop to as few as possible.

addu \$t0, \$t0, \$s2 sw \$t0, 0(\$s1) addiu \$s1, \$s1, -4 bne \$s1, \$zero, Lo nop
--

•How many pipeline stages (clock cycles) per loop iteration to execute this code?

 $\mathbf{L}\mathbf{c}$

Peer Instruction (2/2) How long to execute? Rewrite this code to reduce clock cycles per loop to as few as possible:



(modified sw to put past addiu)

8

9

 How many pipeline stages (clock cycles) per loop iteration to execute your revised code? (assume pipeline is full)

6

1

4

10