

Memory Hierarchy

- If level closer to Processor, it is:
 - Smaller
 - Faster

Cal

Call Castor LEE Castore 1 (18)

- More expensive
- subset of lower levels (contains most recently used data)
- Lowest Level (usually disk) contains all available data (does it go beyond the disk?)
- Memory Hierarchy presents the processor with the illusion of a very large & fast memory

Memory Hierarchy Analogy: Library

- You're writing a term paper (Processor) at a table in Doe
- Doe Library is equivalent to disk
- essentially limitless capacity, very slow to retrieve a book
- Table is main memory

Cal

Cal Charles I (8)

Garda, Spring 2018 © UCB

- smaller capacity: means you must return book when table fills up
 easier and faster to find a book there once you've already retrieved it
- Open books on table are cache • smaller capacity: can have very few open books fit on table; again, when table fills up, you must close a book
- able hills up, you must close a book much, much faster to retrieve data livelage and the latter and an and the Arkington
- Illusion created: <u>whole library open on the tabletop</u>

 Keep as many recently used books open on table as possible since likely
 to use again
- Also keep as many books on table as possible, since faster than going to library

Memory Hierarchy Basis

- Cache contains copies of data in memory that are being used.
- Memory contains copies of data on disk that are being used.
- Caches work on the principles of temporal and spatial locality.
 - Temporal Locality: if we use it now, chances are we'll want to use it again soon.
 - Spatial Locality: if we use a piece of memory, chances are we'll use the neighboring pieces soon.

Two Types of Locality

- Temporal Locality (locality in time)
 - If a memory location is referenced then it will tend to be referenced again soon
 - \Rightarrow Keep most recently accessed data items closer to the processor
- Spatial Locality (locality in space)
 - If a memory location is referenced, the locations with nearby addresses will tend to be referenced soon

Garda, Spring 2018 © UCB

 \Rightarrow Move blocks consisting of contiguous words closer to the processor

Cache Design (for ANY cache)


- How do we organize cache?
- Where does each memory address map to?
 (Remember that cache is subset of memory, so multiple memory addresses map to the same cache location.)
- How do we know which elements are in cache?

Gardia, Spring 2018 © UCB


- How do we quickly locate them?


Cal Carles 1 (14)


Cal Child Life Contras (10)



Direct-Mapped Cache (1/4) In a direct-mapped cache, each memory address is associated with one possible block within the cache Therefore, we only need to look in a single location in the cache for the data if it exists in the cache Block is the unit of transfer between cache and memory







 Since multiple memory addresses map to same cache index, how do we tell which one is in there? What if we have a block size > 1 byte? Answer: divide memory address into three fields
 same cache index, how do we tell which one is in there? What if we have a block size > 1 byte? Answer: divide memory address into three

Direct-Mapped Cache Terminology - All fields are read as <u>unsigned</u> integers. Index specifies the cache index (which "row"/block of the cache we should look in) - Offset once we've found correct block, specifies which byte within the block we want - Tag • the remaining bits after offset and index are determined; these are used to distinguish between all the memory addresses that map to the same Cal and location

TIO Dan's great cache mnemonic AREA (cache size, B) $2^{(H+W)} = 2^{H} * 2^{W}$ = HEIGHT (# of blocks) * WIDTH (size of one block, B/block) WIDTH Tag Index Offset (size of one block, B/block) HEIGHT AREA (# of blocks) (cache size, B) Cal

