


inst.eecs.berkeley.edu/~cs61c
UCB CS61C : Machine Structures


Lecture 13 – Caches II
 2013-02-22



Lecturer SOE
 Dan Garcia

MEMRISTOR MEMORY ON ITS WAY...

HP has begun testing research prototypes of a novel non-volatile memory element, the memristor. They have double the storage density of flash, and has 10x more read-write cycles than flash (10⁴ vs 10³). Memristors described in Nature are also capable of being memory and logic, how cool is that?




www.technologyreview.com/computing/25018

Review: New-School Machine Structures

Software | Hardware

- Parallel Requests: Assigned to computer e.g., Search "katz"
- Parallel Threads: Assigned to core e.g., Lookup, Ads
- Parallel Instructions: >1 instruction @ one time e.g., 5 pipelined instructions
- Parallel Data: >1 data item @ one time e.g., Add of 4 pairs of words
- Hardware descriptions: All gates @ one time
- Programming Languages: 201/19



Fall 2012 - Lecture #14

Review: Direct-Mapped Cache

- All fields are read as unsigned integers.
- Index: specifies the cache index (or "row"/block)
- Tag: distinguishes betw the addresses that map to the same location
- Offset: specifies which byte within the block we want

ttttttttttttttttttttttt | iiiiiiiiii | oooo

tag to check if have correct block | index to select block | byte offset within block

Cal UCB CS61C © UC Berkeley, Spring 2008 © UC

TIO Dan's great cache mnemonic

AREA (cache size, B) = HEIGHT (# of blocks) * WIDTH (size of one block, B/block)

$2^{H+W} = 2^H * 2^W$

Tag | Index | Offset

Addr size (usu 32 bits)

HEIGHT (# of blocks)

WIDTH (size of one block, B/block)

AREA (cache size, B)

Cal UCB CS61C © UC Berkeley, Spring 2008 © UC

Memory Access without Cache

- Load word instruction: lw \$t0, 0(\$t1)
- \$t1 contains 1022_{ten}, Memory[1022] = 99

- Processor issues address 1022_{ten} to Memory
- Memory reads word at address 1022_{ten} (99)
- Memory sends 99 to Processor
- Processor loads 99 into register \$t1

Cal UCB CS61C © UC Berkeley, Spring 2008 © UC

Memory Access with Cache

- Load word instruction: lw \$t0, 0(\$t1)
- \$t1 contains 1022_{ten}, Memory[1022] = 99
- With cache (similar to a hash)
 - Processor issues address 1022_{ten} to Cache
 - Cache checks to see if has copy of data at address 1022_{ten}
 - If finds a match (Hit): cache reads 99, sends to processor
 - No match (Miss): cache sends address 1022 to Memory
 - Memory reads 99 at address 1022_{ten}
 - Memory sends 99 to Cache
 - Cache replaces word with new 99
 - Cache sends 99 to processor
 - Processor loads 99 into register \$t1

Cal UCB CS61C © UC Berkeley, Spring 2008 © UC

Caching Terminology

- When reading memory, 3 things can happen:
 - cache hit: cache block is valid and contains proper address, so read desired word
 - cache miss: nothing in cache in appropriate block, so fetch from memory
 - cache miss, block replacement: wrong data is in cache at appropriate block, so discard it and fetch desired data from memory (cache always copy)

Cal UCB CS61C © UC Berkeley, Spring 2008 © UC

Cache Terms

- Hit rate: fraction of access that hit in the cache
- Miss rate: 1 - Hit rate
- Miss penalty: time to replace a block from lower level in memory hierarchy to cache
- Hit time: time to access cache memory (including tag comparison)
- Abbreviation: "\$" = cache (A Berkeley innovation!)

Cal UCB CS61C © UC Berkeley, Spring 2008 © UC

Accessing data in a direct mapped cache

- Ex.: 16KB of data, direct-mapped, 4 word blocks
- Can you work out height, width, area?
- Read 4 addresses
 - 0x00000014
 - 0x0000001c
 - 0x00000034
 - 0x00008014
- Memory vals here:

Address (hex)	Memory Value of Word
00000010	a
00000014	b
00000018	c
0000001c	d
...	...
00000030	e
00000034	f
00000038	g
0000003c	h
...	...
00008010	i
00008014	j
00008018	k
0000801c	l
...	...

Cal UCB CS61C © UC Berkeley, Spring 2008 © UC

Accessing data in a direct mapped cache

▪ **4 Addresses:**

- 0x00000014, 0x0000001C,
- 0x00000034, 0x00000814

▪ **4 Addresses divided (for convenience) into Tag, Index, Byte Offset fields**

```

00000000000000000000 0000000001 0100
00000000000000000000 0000000001 1100
00000000000000000000 0000000011 0100
0000000000000000010 0000000001 0100
    
```

Tag Index Offset



16 KB Direct Mapped Cache, 16B blocks

- **Valid bit:** determines whether anything is stored in that row (when computer initially turned on, all entries invalid)

Valid	Index	Tag	0xc-f	0x8-b	0x4-7	0x0-3
0	0					
1	0					
2	0					
3	0					
4	0					
5	0					
6	0					
7	0					
...						
1022	0					
1023	0					



1. Read 0x00000014

- 00000000000000000000 0000000001 0100

Valid	Index	Tag	0xc-f	0x8-b	0x4-7	0x0-3
0	0					
1	0					
2	0					
3	0					
4	0					
5	0					
6	0					
7	0					
...						
1022	0					
1023	0					



So we read block 1 (000000001)

- 00000000000000000000 0000000001 0100

Valid	Index	Tag	0xc-f	0x8-b	0x4-7	0x0-3
0	0					
1	0					
2	0					
3	0					
4	0					
5	0					
6	0					
7	0					
...						
1022	0					
1023	0					



No valid data

- 00000000000000000000 0000000001 0100

Valid	Index	Tag	0xc-f	0x8-b	0x4-7	0x0-3
0	0					
1	0					
2	0					
3	0					
4	0					
5	0					
6	0					
7	0					
...						
1022	0					
1023	0					



So load that data into cache, setting tag, valid

- 00000000000000000000 0000000001 0100

Valid	Index	Tag	0xc-f	0x8-b	0x4-7	0x0-3
0	0					
1	1	0	d	c	b	a
2	0					
3	0					
4	0					
5	0					
6	0					
7	0					
...						
1022	0					
1023	0					



Read from cache at offset, return word b

- 00000000000000000000 0000000001 0100

Valid	Index	Tag	0xc-f	0x8-b	0x4-7	0x0-3
0	0					
1	1	0	d	c	b	a
2	0					
3	0					
4	0					
5	0					
6	0					
7	0					
...						
1022	0					
1023	0					



2. Read 0x0000001C = 0...00 0..001 1100

- 00000000000000000000 0000000001 1100

Valid	Index	Tag	0xc-f	0x8-b	0x4-7	0x0-3
0	0					
1	1	0	d	c	b	a
2	0					
3	0					
4	0					
5	0					
6	0					
7	0					
...						
1022	0					
1023	0					



Index is Valid

- 00000000000000000000 0000000001 1100

Valid	Index	Tag	0xc-f	0x8-b	0x4-7	0x0-3
0	0					
1	1	0	d	c	b	a
2	0					
3	0					
4	0					
5	0					
6	0					
7	0					
...						
1022	0					
1023	0					



Miss, so replace block 1 with new data & tag

▪ 00000000000000010 000000001 0100

Valid Tag field Index field Offset

Index	Tag	0xc-f	0x8-b	0x4-7	0x0-3
0	0				
1	1	2	l	k	i
2	0				
3	1	0	h	g	f
4	0				
5	0				
6	0				
7	0				

1022 0
1023 0

And return word J

▪ 00000000000000010 000000001 0100

Valid Tag field Index field Offset

Index	Tag	0xc-f	0x8-b	0x4-7	0x0-3
0	0				
1	1	2	l	k	i
2	0				
3	1	0	h	g	f
4	0				
5	0				
6	0				
7	0				

1022 0
1023 0

Do an example yourself. What happens?

- Chose from: Cache: Hit, Miss, Miss w. replace
- Values returned: a, b, c, d, e, ..., k, l
- Read address: 0x0000030?
- Read address: 0x000001c?

Cache

Index	Valid	Tag	0xc-f	0x8-b	0x4-7	0x0-3
0	0					
1	1	2	l	k	i	i
2	0					
3	1	0	h	g	f	e
4	0					
5	0					
6	0					
7	0					


Answers

- 0x0000030 a **hit**
Index = 3, Tag matches, Offset = 0, value = e
- 0x000001c a **miss**
Index = 1, Tag mismatch, so replace from memory, Offset = 0xc, value = d
- Since reads, values must = memory values whether or not cached:
0x0000030 = e
0x000001c = d

Address (hex)	Value of Word
00000010	a
00000014	b
00000018	c
0000001c	d
...	...
00000030	e
00000034	f
00000038	g
0000003c	h
...	...
00008010	i
00008014	j
00008018	k
0000801c	l
...	...

Administrivia

- Midterm in 10 days
 - Taking it will be complicated, involving 4 rooms.
 - We'll assign you by last name to your room.
- Please watch all last week's videos by Monday so I can ask you about them



Peer Instruction

- Mem hierarchies were invented before 1950. (UNIVAC I wasn't delivered 'til 1951)
- All caches take advantage of spatial locality.
- All caches take advantage of temporal locality.

	123
a) FFF	
a) FFT	
b) FTF	
b) FTT	
c) TFF	
d) TFT	
e) TTF	
e) TTT	

And in Conclusion...

- Mechanism for transparent movement of data among levels of a storage hierarchy
 - set of address/value bindings
 - address → index to set of candidates
 - compare desired address with tag
 - service hit or miss
 - load new block and binding on miss

address: tag Index offset
000000000000000000 0000000001 1100

Valid	Tag	0xc-f	0x8-b	0x4-7	0x0-3
0	0				
1	0	d	c	b	a
2	0				
3	0				