inst.eecs.berkeley.edu/~cs61c CS61C : Machine Structures

Lecture 20 Thread Level Parallelism


Senior Lecturer SOE Dan Garcia

www.cs.berkeley.edu/~ddgarcia

Wireless "Matrix" device ⇒

A team at Brown University has developed a subdermal implant

of a "battery, coppor coil for recharging, wireless radio, infrared transmitters, and custom ICs in a small, leak-proof, body-friendly container 2 inches long." 100-electrode neuron-reading chip is implanted directly in the brain.



www.technologyreview.com/news/512161/a-wireless-brain-computer-interface/

Review


- Flynn Taxonomy of Parallel Architectures
 - SIMD: Single Instruction Multiple Data
 - MIMD: Multiple Instruction Multiple Data
 - SISD: Single Instruction Single Data
 - MISD: Multiple Instruction Single Data (unused)
- Intel SSE SIMD Instructions
 - One instruction fetch that operates on multiple operands simultaneously
 - 64/128 bit XMM registers
 - (SSE = \underline{S} treaming \underline{S} IMD \underline{E} xtensions)



Background: Threads

- A Thread stands for "thread of execution", is a single stream of instructions
 - A program / process can split, or fork itself into separate threads, which can (in theory) execute simultaneously. Process
 - An easy way to describe/think about parallelism
- A single CPU can execute many threads by Time Division Multipexing





 Multithreading is running multiple threads through the same hardware



Agenda

- SSE Instructions in C
- Multiprocessor



"Although threads seem to be a small step from sequential computation, in fact, they represent a huge step. They discard the most essential and appealing properties of sequential computation: understandability, predictability, and determinism. Threads, as a model of computation, are wildly non-deterministic, and the job of the programmer becomes one of pruning that nondeterminism."

— The Problem with Threads, Edward A. Lee, UC Berkeley, 2006



Intel SSE Intrinsics

- Intrinsics are C functions and procedures for putting in assembly language, including SSE instructions
 - With intrinsics, can program using these instructions indirectly
 - One-to-one correspondence between SSE instructions and intrinsics



Example SSE Intrinsics

Instrinsics:

Corresponding SSE instructions:

Vector data type:

• Load and store operations:

_mm_load_pd _mm_store_pd _mm_loadu_pd _mm_storeu_pd MOVAPD/aligned, packed double

MOVAPD/aligned, packed double

MOVUPD/unaligned, packed double

MOVUPD/unaligned, packed double

Load and broadcast across vector

_mm_load1_pd

MOVSD + shuffling/duplicating

• Arithmetic:

_mm_add_pd _mm_mul_pd ADDPD/add, packed double MULPD/multiple, packed double



Definition of Matrix Multiply:

$$C_{i,j} = (A \times B)_{i,j} = \sum_{k=1}^{2} A_{i,k} \times B_{k,j}$$

$$C_{i,j} = (A \times B)_{i,j} = \sum_{k=1}^{n} A_{i,k} \times B_{k,j}$$

$$K = 1$$

$$\begin{bmatrix} A_{1,1} & A_{1,2} \\ A_{2,1} & A_{2,2} \end{bmatrix} \times \begin{bmatrix} B_{1,1} & B_{1,2} \\ B_{2,1} & B_{2,2} \end{bmatrix} = \begin{bmatrix} C_{1,1} = A_{1,1}B_{1,1} + A_{1,2}B_{2,1} & C_{1,2} = A_{1,1}B_{1,2} + A_{1,2}B_{2,2} \\ C_{2,1} = A_{2,1}B_{1,1} + A_{2,2}B_{2,1} & C_{2,2} = A_{2,1}B_{1,2} + A_{2,2}B_{2,2} \end{bmatrix}$$

$$\begin{bmatrix} 1 & 0 \\ 0 & 1 \end{bmatrix} \times \begin{bmatrix} 1 & 3 \\ 2 & 4 \end{bmatrix} = \begin{bmatrix} C_{1,1} = 1*1 + 0*2 = 1 & C_{1,2} = 1*3 + 0*4 = 3 \\ C_{2,1} = 0*1 + 1*2 = 2 & C_{2,2} = 0*3 + 1*4 = 4 \end{bmatrix}$$



- Using the XMM registers
 - 64-bit/double precision/two doubles per XMM reg



Stored in memory in Column order



$$B_1 \ B_{i,1} \ B_{i,1} \ B_{i,2}$$



Initialization

C_1	0	0
C ₂	0	0



Initialization

C_1	0	0
C_2	0	0

| = 1



_mm_load_pd: Load 2 doubles into XMM
reg, Stored in memory in Column order





• First iteration intermediate result

$$\begin{array}{c|cccc}
C_1 & 0+A_{1,1}B_{1,1} & 0+A_{2,1}B_{1,1} \\
C_2 & 0+A_{1,1}B_{1,2} & 0+A_{2,1}B_{1,2}
\end{array}$$

c1 = _mm_add_pd(c1,_mm_mul_pd(a,b1));
c2 = _mm_add_pd(c2,_mm_mul_pd(a,b2));
SSE instructions first do parallel multiplies
and then parallel adds in XMM registers

| = 1



_mm_load_pd: Stored in memory in Column order





• First iteration intermediate result

$$\begin{array}{c|cccc}
C_1 & 0+A_{1,1}B_{1,1} & 0+A_{2,1}B_{1,1} \\
C_2 & 0+A_{1,1}B_{1,2} & 0+A_{2,1}B_{1,2}
\end{array}$$

c1 = _mm_add_pd(c1,_mm_mul_pd(a,b1));
c2 = _mm_add_pd(c2,_mm_mul_pd(a,b2));
SSE instructions first do parallel multiplies
and then parallel adds in XMM registers

I = 2



_mm_load_pd: Stored in memory in Column order





Second iteration intermediate result

c1 = _mm_add_pd(c1,_mm_mul_pd(a,b1));
c2 = _mm_add_pd(c2,_mm_mul_pd(a,b2));
SSE instructions first do parallel multiplies
and then parallel adds in XMM registers

| = 2



_mm_load_pd: Stored in memory in Column order





Definition of Matrix Multiply:

$$C_{i,j} = (A \times B)_{i,j} = \sum_{k=1}^{2} A_{i,k} \times B_{k,j}$$

$$C_{i,j} = (A \times B)_{i,j} = \sum_{k=1}^{n} A_{i,k} \times B_{k,j}$$

$$K = 1$$

$$\begin{bmatrix} A_{1,1} & A_{1,2} \\ A_{2,1} & A_{2,2} \end{bmatrix} \times \begin{bmatrix} B_{1,1} & B_{1,2} \\ B_{2,1} & B_{2,2} \end{bmatrix} = \begin{bmatrix} C_{1,1} = A_{1,1}B_{1,1} + A_{1,2}B_{2,1} & C_{1,2} = A_{1,1}B_{1,2} + A_{1,2}B_{2,2} \\ C_{2,1} = A_{2,1}B_{1,1} + A_{2,2}B_{2,1} & C_{2,2} = A_{2,1}B_{1,2} + A_{2,2}B_{2,2} \end{bmatrix}$$

$$\begin{bmatrix} 1 & 0 \\ 0 & 1 \end{bmatrix} \times \begin{bmatrix} 1 & 3 \\ 2 & 4 \end{bmatrix} = \begin{bmatrix} C_{1,1} = 1*1 + 0*2 = 1 & C_{1,2} = 1*3 + 0*4 = 3 \\ C_{2,1} = 0*1 + 1*2 = 2 & C_{2,2} = 0*3 + 1*4 = 4 \end{bmatrix}$$

$$C_{2,2} = 0*3 + 1*4 = 4$$



Example: 2 x 2 Matrix Multiply (Part 1 of 2)

```
#include <stdio.h>
// header file for SSE compiler intrinsics
#include <emmintrin.h>
// NOTE: vector registers will be represented in
     comments as v1 = [a | b]
// where v1 is a variable of type m128d and
     a, b are doubles
int main(void) {
  // allocate A,B,C aligned on 16-byte boundaries
  double A[4] __attribute__ ((aligned (16)));
  double B[4] __attribute__ ((aligned (16)));
  double C[4] attribute ((aligned (16)));
  int Ida = 2;
  int i = 0;
  // declare several 128-bit vector variables
   m128d c1,c2,a,b1,b2;
```

```
// Initialize A, B, C for example
/* A =
                      (note column order!)
    10
    01
  A[0] = 1.0; A[1] = 0.0; A[2] = 0.0; A[3] = 1.0;
/* B =
                       (note column order!)
    13
    24
   */
  B[0] = 1.0; B[1] = 2.0; B[2] = 3.0; B[3] = 4.0;
/* C =
                       (note column order!)
    00
    00
  C[0] = 0.0; C[1] = 0.0; C[2] = 0.0; C[3] = 0.0;
```

Example: 2 x 2 Matrix Multiply (Part 2 of 2)

```
// used aligned loads to set
  //c1 = [c_11 | c_21]
  c1 = mm load pd(C+0*lda);
  //c2 = [c 12 | c 22]
  c2 = mm load pd(C+1*lda);
  for (i = 0; i < 2; i++) {
    /* a =
     i = 0: [a 11 | a 21]
     i = 1: [a 12 | a 22]
     */
     a = mm load pd(A+i*lda);
    /* b1 =
     i = 0: [b 11 | b 11]
     i = 1: [b 21 | b 21]
    b1 = mm load1 pd(B+i+0*lda);
    /* b2 =
     i = 0: [b 12 | b 12]
     i = 1: [b 22 | b 22]
     b2 = mm load1 pd(B+i+1*lda);
```

```
/* c1 =
   i = 0: [c 11 + a 11*b 11 | c 21 + a 21*b 11]
   i = 1: [c 11 + a 21*b 21 | c 21 + a 22*b 21]
  c1 = mm add pd(c1, mm mul pd(a,b1));
  /* c2 =
   i = 0: [c 12 + a 11*b 12 | c 22 + a 21*b 12]
   i = 1: [c 12 + a 21*b 22 | c 22 + a 22*b 22]
  c2 = mm add pd(c2, mm mul pd(a,b2));
// store c1,c2 back into C for completion
mm store_pd(C+0*lda,c1);
mm store pd(C+1*lda,c2);
// print C
printf("%g,%g\n%g,%g\n",C[0],C[2],C[1],C[3]);
return 0;
```

Inner loop from gcc –O -S

```
(%rax,%rsi), %xmm1 //Load aligned A[i,i+1]->m1
L2: movapd
   movddup (%rdx), %xmm0 //Load B[j], duplicate->m0
                              //Multiply m0*m1->m0
  mulpd
            %xmm1, %xmm0
            %xmm0, %xmm3 //Add m0+m3->m3
  addpd
   movddup 16(%rdx), %xmm0 //Load B[j+1], duplicate->m0
  mulpd
                              //Multiply m0*m1->m1
            %xmm0, %xmm1
  addpd
                              //Add m1+m2->m2
            %xmm1, %xmm2
                              // rax+16 -> rax (i+=2)
  addq
            $16, %rax
            $8, %rdx
                              // rdx + 8 -> rdx (j+=1)
  addq
            $32, %rax
                              // rax == 32?
  cmpq
                               // jump to L2 if not equal
  jne
            L2
                              //store aligned m3 into C[k,k+1]
            %xmm3, (%rcx)
   movapd
                              //store aligned m2 into C[l,l+1]
            %xmm2, (%rdi)
  movapd
```



You Are Here!

Software

Harness

Parallelism &

Parallel Requests Assigned to computer e.g., Search "Katz"

Parallel Threads

Assigned to core e.g., Lookup, Ads Hardware

Warehouse Scale

Computer

Smart Phone



Achieve High Performance **Parallel Instructions**

>1 instruction @ one time e.g., 5 pipelined instructions

- Parallel Data >1 data item @ one time e.g., Add of 4 pairs of words
- Hardware descriptions All gates functioning in parallel at same time

Computer Core Core (Cache) Project 3 Memory Input/Output Core Functional nstruction Unit(s) Unit(s) $A_0 + B_0 A_1 + B_1 A_2 + B_2 A_3 + B_3$ Main Memory **Logic Gates** Garcia, Spring 2013 © UCB

CS61C L20 Thread Level Parallelism I (18)


Review

- Intel SSE SIMD Instructions
 - One instruction fetch that operates on multiple operands simultaneously
- SSE Instructions in C
 - Can embed the SEE machine instructions directly into C programs through the use of intrinsics



Parallel Processing: Multiprocessor Systems (MIMD)


Multiprocessor (MIMD): a computer system with at least 2 processors



- 1. Deliver high throughput for independent jobs via job-level parallelism
- 2. Improve the run time of a single program that has been specially crafted to run on a multiprocessor a parallel processing program

Now Use term *core* for processor ("Multicore") because "Multiprocessor Microprocessor" too redundant

Transition to Multicore



Multiprocessors and You

- Only path to performance is parallelism
 - Clock rates flat or declining
 - SIMD: 2X width every 3-4 years
 - 128b wide now, 256b 2011, 512b in 2014?, 1024b in 2018?
 - Advanced Vector Extensions are 256-bits wide!
 - MIMD: Add 2 cores every 2 years: 2, 4, 6, 8, 10, ...
- A key challenge is to craft parallel programs that have high performance on multiprocessors as the number of processors increase – i.e., that scale
 - Scheduling, load balancing, time for synchronization, overhead for communication
- Will explore this further in labs and projects



Parallel Performance Over Time

Year	Cores	SIMD bits /Core	Core * SIMD bits	Peak DP FLOPs
2003	2	128	256	4
2005	4	128	512	8
2007	6	128	768	12
2009	8	128	1024	16
2011	10	256	2560	40
2013	12	256	3072	48
2015	14	512	7168	112
2017	16	512	8192	128
2019	18	1024	18432	288
2021	20	1024	20480	320

Multiprocessor Key Questions

Q1 – How do they share data?

Q2 – How do they coordinate?

Q3 – How many processors can be supported?



Shared Memory Multiprocessor (SMP)

- Q1 Single address space shared by all processors/cores
- Q2 Processors coordinate/communicate through shared variables in memory (via loads and stores)
 - Use of shared data must be coordinated via synchronization primitives (locks) that allow access to data to only one processor at a time
- All multicore computers today are SMP

Example: Sum Reduction

- Sum 100,000 numbers on 100 processor SMP
 - Each processor has ID: 0 ≤ Pn ≤ 99
 - Partition 1000 numbers per processor
 - Initial summation on each processor [Phase I]

```
sum[Pn] = 0;
for (i = 1000*Pn;
    i < 1000*(Pn+1); i = i + 1)
    sum[Pn] = sum[Pn] + A[i];</pre>
```

- Now need to add these partial sums [Phase II]
 - Reduction: divide and conquer
 - Half the processors add pairs, then quarter, ...
 - Need to synchronize between reduction steps



Example: Sum Reduction

```
Second Phase:
After each processor has
computed its "local" sum
                              (half = 1) | 0
   Remember, all processors are
                              (half = 2) 0 1 2
   sharing the same memory.
half = 100;
                              (half = 4) 0 1 2 3 4
repeat
  synch();
  if (half%2 != 0 \&\& Pn == 0)
    sum[0] = sum[0] + sum[half-1];
    /* Conditional sum needed when half is odd;
        Processor0 gets missing element */
  half = half/2; /* dividing line on who sums */
  if (Pn < half) sum[Pn] = sum[Pn] + sum[Pn+half];
until (half == 1);
```



An Example with 10 Processors

sum[P0] sum[P1] sum[P2] sum[P3] sum[P4] sum[P5] sum[P6] sum[P7] sum[P8] sum[P9]






















An Example with 10 Processors

sum[P0] sum[P1] sum[P2] sum[P3] sum[P4] sum[P5] sum[P6] sum[P7] sum[P8] sum[P9]





So, In Conclusion...

- Sequential software is slow software
 - SIMD and MIMD only path to higher performance
- SSE Intrinsics allow SIMD instructions to be invoked from C programs
- Multiprocessor (Multicore) uses Shared Memory (single address space)

