

CS 61C: Great Ideas in Computer Architecture (Machine Structures)
Lecture 29: Single-Cycle CPU
Datapath Control Part 2

Instructor: Dan Garcia
<http://inst.eecs.berkeley.edu/~cs61c/sp13>

www.buffingtonpost.com/2013/04/03/stanford-edx_n_3006484.html

Technology In the News

Stanford joining edX

"Together, I think we will have a chance to produce a much better platform than each of us would be able to do individually." Provost John Mitchell said, adding that the software that emerges from the alliance has the potential to become the "Linux of online learning." Source available June 11



Review: Processor Design 5 steps

Step 1: Analyze instruction set to determine datapath requirements

- Meaning of each instruction is given by register transfers
- Datapath must include storage element for ISA registers
- Datapath must support each register transfer

Step 2: Select set of datapath components & establish clock methodology

Step 3: Assemble datapath components that meet the requirements

Step 4: Analyze implementation of each instruction to determine setting of control points that realizes the register transfer

Step 5: Assemble the control logic

Processor Design: 5 steps

Step 1: Analyze instruction set to determine datapath requirements

- Meaning of each instruction is given by register transfers
- Datapath must include storage element for ISA registers
- Datapath must support each register transfer


Step 2: Select set of datapath components & establish clock methodology

Step 3: Assemble datapath components that meet the requirements


Step 4: Analyze implementation of each instruction to determine setting of control points that realizes the register transfer

Step 5: Assemble the control logic

Register-Register Timing: One Complete Cycle (Add/Sub)




Register-Register Timing: One Complete Cycle



3c: Logical Op (or) with Immediate

$R[rt] = R[rs] \text{ op ZeroExt}[imm16]$

Example: `or rt, rs, imm16`




Writing to Rt register (not Rd)!!

What about Rt Read?

3d: Load Operations

$R[rt] = Mem[R[rs] + SignExt[imm16]]$


Example: `lw rt, rs, imm16`
















3d: Load Operations

$R[rt] = Mem[R[rs] + SignExt[imm16]]$

Example: `lw rt, rs, imm16`







Summary of the Control Signals (1/2)

Inst: Register Transfer

```

add  R[rd] ← R[rs] + R[rt]; PC ← PC + 4
     ALUSrc=RegB, ALUctr="ADD", RegDst=rd, MemtoReg="4"
sub  R[rd] ← R[rs] - R[rt]; PC ← PC + 4
     ALUSrc=RegB, ALUctr="SUB", RegDst=rd, MemtoReg="4"
ori  R[rt] ← R[rs] + zero_ext(Imm16); PC ← PC + 4
     ALUSrc=Imm, ExtOp="I", ALUctr="OR", RegDst=rt, MemtoReg="4"
lw   R[rt] ← MEM[ R[rs] + sign_ext(Imm16) ]; PC ← PC + 4
     ALUSrc=Imm, ExtOp="sn", ALUctr="ADD", MemtoReg, RegDst=rt, MemtoReg,
     nPCsel = "4"
sw   MEM[ R[rs] + sign_ext(Imm16) ] ← R[rs]; PC ← PC + 4
     ALUSrc=Imm, ExtOp="sn", ALUctr = "ADD", MemtoReg, nPCsel = "4"
beq  if (R[rs] == R[rt]) then PC ← PC + sign_ext(Imm16) || 00
     else PC ← PC + 4
     nPCsel = "br", ALUctr = "sub"
    
```

Summary of the Control Signals (2/2)


See Appendix A	func	10 0000	10 0110	We Don't Care :-)			
op	00 0000	00 0000	00 1101	10 1011	00 0100	00 0010	
RegDst	1	1	0	0	x	x	x
ALUSrc	0	0	1	1	1	0	x
MemtoReg	0	0	0	1	1	x	x
RegWrite	1	1	1	1	0	0	0
MemWrite	0	0	0	0	1	0	0
nPCsel	0	0	0	0	0	1	?
Jump	0	0	0	0	0	0	1
ExtOp	x	x	0	1	1	x	x
ALUctr=2:0	Add	Subtract	Or	Add	Add	Subtract	x

Boolean Expressions for Controller

```

RegDst = add + sub
ALUSrc = ori + lw + sw
MemtoReg = lw
RegWrite = add + sub + ori + lw
MemWrite = sw
nPCsel = beq
Jump = jump
ExtOp = lw + sw
ALUctr(0) = sub + beq (assume ALUctr is 00 ADD, 01 SUB, 10 OR)
ALUctr(1) = or
Where:
rtype = ~op, ~-op, ~-op, ~-op, ~-op, ~-op, ~-op, ~-op,
ori = ~op, ~-op, ~-op, ~-op, ~-op, ~-op, ~-op, ~-op,
lw = op, ~-op, ~-op, ~-op, ~-op, ~-op, ~-op, ~-op,
sw = op, ~-op, ~-op, ~-op, ~-op, ~-op, ~-op, ~-op,
beq = ~op, ~-op, ~-op, ~-op, ~-op, ~-op, ~-op, ~-op,
jump = ~op, ~-op, ~-op, ~-op, ~-op, ~-op, ~-op, ~-op,
add = rtype + func, ~-func, ~-func, ~-func, ~-func, ~-func, ~-func, ~-func,
sub = rtype + func, ~-func, ~-func, ~-func, ~-func, ~-func, ~-func, ~-func,
    
```

How do we implement this in gates?



Peer Instruction


- We should use the main ALU to compute PC=PC+4 in order to save some gates
- The ALU is inactive for memory reads (loads) or writes (stores).

12
a) FF
b) FT
c) TF
d) TT
e) Help!

Summary: Single-cycle Processor

- Five steps to design a processor:


- Analyze instruction set → datapath requirements
- Select set of datapath components & establish clock methodology
- Assemble datapath meeting the requirements
- Analyze implementation of each instruction to determine setting of control points that effects the register transfer.
 - Formulate Logic Equations
 - Design Circuits
- Assemble the control logic



Bonus Slides


- How to implement Jump

Single Cycle Datapath during Jump




Single Cycle Datapath during Jump

- New PC = { PC[31..28], target address, 00 }



Instruction Fetch Unit at the End of Jump

- New PC = { PC[31..28], target address, 00 }



Instruction Fetch Unit at the End of Jump

- New PC = { PC[31..28], target address, 00 }

