

**CS 61C: Great Ideas in Computer Architecture (Machine Structures)**  
**Lecture 29: Single-Cycle CPU**  
**Datapath Control Part 2**

Instructor: Dan Garcia  
<http://inst.eecs.berkeley.edu/~cs61c/sp13>

[www.huffingtonpost.com/2013/04/03/stanford-edx\\_n\\_3006484.html](http://www.huffingtonpost.com/2013/04/03/stanford-edx_n_3006484.html)

## Technology In the News

### Stanford joining edX

"Together, I think we will have a chance to produce a much better platform than each of us would be able to do individually," Provost John Mitchell said, adding that the software that emerges from the alliance has the potential to become the "Linux of online learning." Source available June 1!



**Review: Processor Design 5 steps**

Step 1: Analyze instruction set to determine datapath requirements  
 – Meaning of each instruction is given by register transfers  
 – Datapath must include storage element for ISA registers  
 – Datapath must support each register transfer

Step 2: Select set of datapath components & establish clock methodology

Step 3: Assemble datapath components that meet the requirements

Step 4: Analyze implementation of each instruction to determine setting of control points that realizes the register transfer

Step 5: Assemble the control logic

**Processor Design: 5 steps**






Step 1: Analyze instruction set to determine datapath requirements  
 – Meaning of each instruction is given by register transfers  
 – Datapath must include storage element for ISA registers  
 – Datapath must support each register transfer










Step 2: Select set of datapath components & establish clock methodology










Step 3: Assemble datapath components that meet the requirements

Step 4: Analyze implementation of each instruction to determine setting of control points that realizes the register transfer

Step 5: Assemble the control logic







**Summary: Single-cycle Processor**

- Five steps to design a processor:
  1. Analyze instruction set → datapath requirements
  2. Select set of datapath components & establish clock methodology
  3. Assemble datapath meeting the requirements
  4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer.
  5. Assemble the control logic
    - Formulate Logic Equations
    - Design Circuits

**Bonus Slides**

- How to implement Jump

**Single Cycle Datapath during Jump**

• New PC = { PC[31..28], target address, 00 }

**Instruction Fetch Unit at the End of Jump**

• New PC = { PC[31..28], target address, 00 }

Query

- Can Zero still get asserted?
- Does nPC\_sel need to be 0?
  - If not, what?

**Single Cycle Datapath during Jump**

• New PC = { PC[31..28], target address, 00 }