

**CS 61C: Great Ideas in Computer Architecture (Machine Structures)**  
**Lecture 30: Pipeline Parallelism 1**

Instructor:  
 Dan Garcia  
<http://inst.eecs.Berkeley.edu/~cs61c/sp13>

### Boolean Exprs for Controller

Inst Memory  
 Addr

Instruction<31:0>  
 <26:31>  
 <0:5>  
 Op Fun

Op 0-5 are really Instruction bits 26-31  
 Func 0-5 are really Instruction bits 0-5

$$\begin{aligned}
 \text{rtype} &= \sim\text{op}_5 \cdot \sim\text{op}_4 \cdot \sim\text{op}_3 \cdot \sim\text{op}_2 \cdot \sim\text{op}_1 \cdot \sim\text{op}_0 \\
 \text{ori} &= \sim\text{op}_5 \cdot \sim\text{op}_4 \cdot \text{op}_3 \cdot \text{op}_2 \cdot \sim\text{op}_1 \cdot \text{op}_0 \\
 \text{lw} &= \text{op}_5 \cdot \sim\text{op}_4 \cdot \sim\text{op}_3 \cdot \sim\text{op}_2 \cdot \text{op}_1 \cdot \text{op}_0 \\
 \text{sw} &= \text{op}_5 \cdot \sim\text{op}_4 \cdot \text{op}_3 \cdot \sim\text{op}_2 \cdot \text{op}_1 \cdot \text{op}_0 \\
 \text{beq} &= \sim\text{op}_5 \cdot \sim\text{op}_4 \cdot \sim\text{op}_3 \cdot \text{op}_2 \cdot \sim\text{op}_1 \cdot \sim\text{op}_0 \\
 \text{jump} &= \sim\text{op}_5 \cdot \sim\text{op}_4 \cdot \sim\text{op}_3 \cdot \sim\text{op}_2 \cdot \text{op}_1 \cdot \sim\text{op}_0 \\
 \text{add} &= \text{rtype} \cdot \text{func}_5 \cdot \sim\text{func}_4 \cdot \sim\text{func}_3 \cdot \sim\text{func}_2 \cdot \sim\text{func}_1 \cdot \sim\text{func}_0 \\
 \text{sub} &= \text{rtype} \cdot \text{func}_5 \cdot \sim\text{func}_4 \cdot \sim\text{func}_3 \cdot \sim\text{func}_2 \cdot \text{func}_1 \cdot \sim\text{func}_0
 \end{aligned}$$

How do we implement this in gates?

### Boolean Exprs for Controller

```

RegDst    = add + sub
ALUSrc    = ori + lw + sw
MemtoReg  = lw
RegWrite  = add + sub + ori + lw
MemWrite  = sw
nPCsel    = beq
Jump      = jump
ExtOp     = lw + sw
ALUctr[0] = sub + beq
ALUctr[1] = ori
    
```

(assume ALUctr is 00 ADD, 01 SUB, 10 OR)

How do we implement this in gates?

### Controller Implementation

### Call home, we've made HW/SW contact!


### Review: Single-cycle Processor

- Five steps to design a processor:
  - Analyze instruction set → datapath requirements
  - Select set of datapath components & establish clock methodology
  - Assemble datapath meeting the requirements
  - Analyze implementation of each instruction to determine setting of control points that effects the register transfer.
  - Assemble the control logic
    - Formulate Logic Equations
    - Design Circuits







### ID for Load, Store, ...




### EX for Load




### MEM for Load



### WB for Load – Oops!



### Corrected Datapath for Load



### So, in conclusion

- You now know how to implement the control logic for the single-cycle CPU.
  - (actually, you already knew it!)
- Pipelining improves performance by increasing instruction throughput: exploits ILP
  - Executes multiple instructions in parallel
  - Each instruction has the same latency
- Next: hazards in pipelining:
  - Structure, data, control