





Review

Cal

• Manage memory to disk? Treat as cache

- Included protection as bonus, now criticalUse Page Table of mappings for each user
- vs. tag/data in cache ■ TLB is cache of Virtual ⇒ Physical addr trans
- Virtual Memory allows protected sharing of memory between processes
- Spatial Locality means Working Set of Pages is all that must be in memory for process to run fairly well









What if not in TLB?

Cal

- Option 1: Hardware checks page table and loads new Page Table Entry into TLB
- Option 2: Hardware traps to OS, up to OS to decide what to do
 - MIPS follows Option 2: Hardware knows nothing about page table
 - A trap is a synchronous exception in a user process, often resulting in the OS taking over and performing some action before returning to the program.
 - More about exceptions next lecture

What if the data is on disk?We load the page off the disk into a free

- We load me page on me disk mit a nee block of memory, using a DMA transfer (Direct Memory Access – special hardware support to avoid processor)
 - Meantime we switch to some other process waiting to be run
- When the DMA is complete, we get an interrupt and update the process's page table
 - So when we switch back to the task, the desired data will be in memory

Cal



- program and transfer it onto the disk if dirty
- If clean (disk copy is up-to-date), just overwrite that data in memory
- We chose the page to evict based on replacement policy (e.g., LRU)

larda, Spring 2018 © UCB

- And update that program's page table to reflect the fact that its memory moved somewhere else
- If continuously swap between disk and memory, called Thrashing

IC L35 Virtual Memory III (M















Bonus slides

- These are extra slides that used to be included in lecture notes, but have been moved to this, the "bonus" area to serve as a supplement.
- The slides will appear in the order they would have in the normal presentation









Easy for	r Direct	Mappe	ed			
Set Ass	ociative	or Full	y Assoc	ciative:		
• Ranc	dom					
□ LRU	(Least Rea	ently Us	sed)			
Miss Rate	es					
Associativity: 2-way		4-way		8-way		
Size	LRU	Ran	LRU	Ran	LRU	Rar
16 KB	5.2%	5.7%	4.7%	5.3%	4.4%	5.0%
64 KB	1.9%	2.0%	1.5%	1.7%	1.4%	1.5%
256 KB	1.15%	1.17%	1.13%	1.13%	1.12%	1.129



 => ddd difly birlo edch inte indictining indi me be updated when block is replaced
=> OS flushes cache before I/O !!!

Barcia, Spring 2018 © UCB

Performance trade-offs?

- WT: read misses cannot result in writes
- WB: no writes of repeated writes