CS 61C: Great Ideas in Computer Architecture

MIPS Instruction Representation II


Dan Garcia

Review of Last Lecture

- Simplifying MIPS: Define instructions to be same size as data word (one word) so that they can use the same memory
 - Computer actually stores programs as a series of these 32-bit numbers
- MIPS Machine Language Instruction:
 32 bits representing a single instruction

R:	opcode	rs	rt	rd	shamt	funct
1:	opcode	rs	rt	i	mmedia	.te

Great Idea #1: Levels of Representation/ Interpretation



Agenda

- I-Format
 - Branching and PC-Relative Addressing
- Administrivia
- J-Format
- Pseudo-instructions
- Bonus: Assembly Practice
- Bonus: Disassembly Practice

I-Format Immediates

- immediate (16): two's complement number
 - All computations done in words, so 16-bit immediate must be extended to 32 bits
 - Green Sheet specifies ZeroExtImm or SignExtImm based on instruction
- Can represent 2¹⁶ different immediates
 - This is large enough to handle the offset in a typical lw/sw, plus the vast majority of values for slti

Dealing With Large Immediates

- How do we deal with 32-bit immediates?
 - Sometimes want to use immediates > ± 2¹⁵ with addi, lw, sw and slti
 - Bitwise logic operations with 32-bit immediates
- Solution: Don't mess with instruction formats, just add a new instruction
- Load Upper Immediate (lui)
 - -lui reg, imm
 - Moves 16-bit imm into upper half (bits 16-31) of reg and zeros the lower half (bits 0-15)

lui Example


- Want: addiu \$t0,\$t0,0xABABCDCD
 - This is a pseudo-instruction!
- Translates into:

```
lui $at,0xABAB # upper 16
ori $at,$at,0xCDCD # lower 16
addu $t0,$t0,$at # move
Only the assembler gets to use $at
```

 Now we can handle everything with a 16-bit immediate!

Branching Instructions

- beq and bne
 - Need to specify an address to go to
 - Also take two registers to compare
- Use I-Format:



- opcode specifies beq (4) vs. bne (5)
- rs and rt specify registers
- How to best use immediate to specify addresses?

Branching Instruction Usage

- Branches typically used for loops (if-else, while, for)
 - Loops are generally small (< 50 instructions)
 - Function calls and unconditional jumps handled with jump instructions (J-Format)
- Recall: Instructions stored in a localized area of memory (Code/Text)
 - Largest branch distance limited by size of code
 - Address of current instruction stored in the program counter (PC)

PC-Relative Addressing

- PC-Relative Addressing: Use the immediate field as a two's complement offset to PC
 - Branches generally change the PC by a small amount
 - Can specify ± 2¹⁵ addresses from the PC

So just how much of memory can we reach?

Branching Reach

- Recall: MIPS uses 32-bit addresses
 - Memory is byte-addressed
- Instructions are word-aligned
 - Address is always multiple of 4 (in bytes), meaning it
 ends with 0b00 in binary
 - Number of bytes to add to the PC will always be a multiple of 4
- Immediate specifies words instead of bytes
 - Can now branch ± 2¹⁵ words
 - We can reach 2^{16} instructions = 2^{18} bytes around PC

Branch Calculation

If we don't take the branch:

```
- PC = PC + 4 = next instruction
```

If we do take the branch:

```
-PC = (PC+4) + (immediate*4)
```

Observations:

- immediate is number of instructions to jump (remember, specifies words) either forward (+) or backwards (-)
- Branch from PC+4 for hardware reasons; will be clear why later in the course

Branch Example (1/2)

• MIPS Code:

```
Loop: beq $9,$0,End

addu $8,$8,$10

addiu $9,$9,-1

j Loop

End: 3
```

Start counting from instruction AFTER the branch

I-Format fields:

Branch Example (2/2)

Loop: beq \$9,\$0,End

MIPS Code:

```
addu $8,$8,$10
addiu $9,$9,-1
j Loop

End:

Field representation (decimal):

4 9 0 3

Field representation (binary):

000100 01001 00000 00000000000011
```

Questions on PC-addressing

- Does the value in branch immediate field change if we move the code?
 - If moving individual lines of code, then yes
 - If moving all of code, then no
- What do we do if destination is $> 2^{15}$ instructions away from branch?
 - Other instructions save us

Agenda

- I-Format
 - Branching and PC-Relative Addressing
- Administrivia
- J-Format
- Pseudo-instructions
- Bonus: Assembly Practice
- Bonus: Disassembly Practice

Administrivia

- Midterm update
- Project update

Agenda


- I-Format
 - Branching and PC-Relative Addressing
- Administrivia
- J-Format
- Pseudo-instructions
- Bonus: Assembly Practice
- Bonus: Disassembly Practice

J-Format Instructions (1/4)

- For branches, we assumed that we won't want to branch too far, so we can specify a change in the PC
- For general jumps (j and jal), we may jump to anywhere in memory
 - Ideally, we would specify a 32-bit memory address to jump to
 - Unfortunately, we can't fit both a 6-bit opcode
 and a 32-bit address into a single 32-bit word

J-Format Instructions (2/4)

Define two "fields" of these bit widths:



• As usual, each field has a name:

ځ.		
	opcode	target address

Key Concepts:

- Keep opcode field identical to R-Format and
 I-Format for consistency
- Collapse all other fields to make room for large target address

J-Format Instructions (3/4)

- We can specify 2²⁶ addresses
 - Still going to word-aligned instructions, so add 0b00
 as last two bits (multiply by 4)
 - This brings us to 28 bits of a 32-bit address
- Take the 4 highest order bits from the PC
 - Cannot reach everywhere, but adequate almost all of the time, since programs aren't that long
 - Only problematic if code straddles a 256MB boundary
- If necessary, use 2 jumps or jr (R-Format)
 instead

J-Format Instructions (4/4)

• Jump instruction:

```
- New PC = { (PC+4)[31..28], target address, 00 }
```


- Notes:
 - { , , } means concatenation
 { 4 bits , 26 bits , 2 bits } = 32 bit address
 - Book uses || instead
 - Array indexing: [31..28] means highest 4 bits
 - For hardware reasons, use PC+4 instead of PC



Question: When combining two C files into one executable, we can compile them independently and then merge them together.

When merging two or more binaries:

- 1) Jump instructions don't require any changes
- 2) Branch instructions don't require any



Agenda

- I-Format
 - Branching and PC-Relative Addressing
- Administrivia
- J-Format
- Pseudo-instructions
- Bonus: Assembly Practice
- Bonus: Disassembly Practice

Assembler Pseudo-Instructions

- Certain C statements are implemented unintuitively in MIPS
 - e.g. assignment (a=b) via addition with 0
- MIPS has a set of "pseudo-instructions" to make programming easier
 - More intuitive to read, but get translated into actual instructions later
- Example:

```
move dst,src translated into
addi dst,src,0
```

Assembler Pseudo-Instructions

- List of pseudo-instructions:
 - http://en.wikipedia.org/wiki/MIPS architecture#Pseudo instructions
 - List also includes instruction translation
- Load Address (la)
 - -la dst, label
 - Loads address of specified label into dst
- Load Immediate (li)
 - -li dst, imm
 - Loads 32-bit immediate into dst
- MARS has additional pseudo-instructions
 - See Help (F1) for full list

Assembler Register

Problem:

- When breaking up a pseudo-instruction, the assembler may need to use an extra register
- If it uses a regular register, it'll overwrite whatever the program has put into it

Solution:

- Reserve a register (\$1 or \$at for "assembler temporary") that assembler will use to break up pseudo-instructions
- Since the assembler may use this at any time, it's not safe to code with it

MAL vs. TAL

- True Assembly Language (TAL)
 - The instructions a computer understands and executes
- MIPS Assembly Language (MAL)
 - Instructions the assembly programmer can use (includes pseudo-instructions)
 - Each MAL instruction becomes 1 or more TAL instruction
- TAL ⊂ MAL

Summary

- I-Format: instructions with immediates, lw/ sw (offset is immediate), and beq/bne
 - But not the shift instructions

Branches use PC-relative addressing

l: opcode rs rt immediate

- J-Format: j and jal (but not jr)
 - Jumps use absolute addressing

J: opcode target address

R-Format: all other instructions

R: opcode rs rt rd shamt funct

BONUS SLIDES

You are responsible for the material contained on the following slides, though we may not have enough time to get to them in lecture.

They have been prepared in a way that should be easily readable.

Agenda

- I-Format
 - Branching and PC-Relative Addressing
- Administrivia
- J-Format
- Pseudo-instructions
- Bonus: Assembly Practice
- Bonus: Disassembly Practice

Assembly Practice

- Assembly is the process of converting assembly instructions into machine code
- On the following slides, there are 6-lines of assembly code, along with space for the machine code
- For each instruction,
 - 1) Identify the instruction type (R/I/J)
 - 2) Break the space into the proper fields
 - Write field values in decimal
 - 4) Convert fields to binary
 - 5) Write out the machine code in hex
- Use your Green Sheet; answers follow

Code Questions

Addr I	Instruction				Material from past lectures:	
800 L	:qoo	sll	\$t1,\$	Ss3,2	What type of C variable is probably stored in \$s6?	
804 a	ddu	\$t1,	\$t1,\$	Ss6	Write an equivalent C loop using	
808 1	.W	\$t0,	0(\$t1	L)	a→\$s3, b→\$s5, c→\$s6. Define variable types (assume they are initialized somewhere) and feel	
812 b	eq	\$t0,	\$s5,	Exit	free to introduce other variables as you like.	
816 a	ddiu	\$s3,	\$s3,1	L		
820 j		Loop			In English, what does this loop do?	
E	xit:				22	

Code Answers

Addr Instruction			Material from past lectures:		
800	Loop:	sll \$t1,\$s3,2	What type of C variable is probably stored in \$s6? int * (or any pointer)		
804	addu	\$t1,\$t1,\$s6			
808	lw	\$t0,0(\$t1)	Write an equivalent C loop using a→\$s3, b→\$s5, c→\$s6. Define variable types (assume they are initialized somewhere) and feel		
812	beq	\$t0,\$s5, Exit	free to introduce other variables as you like.		
816	addiu	\$s3,\$s3,1	int a,b,*c; /* values initialized */ while(c[a] != b) a++;		
820	j	Loop	In English, what does this loop do? Finds an entry in array c that		
	Exit:	Spring 2012 Locture	matches b.		

Assembly Practice Question

```
Addr
       Instruction
      Loop: sl<u>l</u> $t1,$s3,2
 0.08
              $t1,$t1,$s6
 804
       addu
              $t0,0($t1)
 808
       lw
 812
              $t0,$s5, Exit
      beq
       addiu $s3,$s3,1
 816
 820
              Loop
```

Exit:

Assembly Practice Answer (1/4)

Addr Instruction

```
Loop: sll $t1,$s3,2
008
  opcode
                                  shamt
                                          funct
                     rt
                            rd
             rs
            $t1,$t1,$s6
    addu
804
  opcode
                                  shamt
                                          funct
                    rt
             rs
                            rd
            $t0,0($t1)
808
    lw
  opcode
                                immediate
             rs
                    rt
            $t0,$s5, Exit
812
     beq
  opcode
                                immediate
                    rt
             rs
    addiu $s3,$s3,1
816
  opcode
                                immediate
             rs
                    rt
820
            Loop
  opcode
                      target address
     Exit:
```

Assembly Practice Answer (2/4)

Instruction Addr Loop: sll \$t1,\$s3,2 800 R: 19 9 804 addu \$t1,\$t1,\$s6 R: 22 33 9 \$t0,0(\$t1) 808 lw 35 \$t0,\$s5, Exit 812 beq 816 addiu \$s3,\$s3,1 19 820 Loop 200

Exit:

Assembly Practice Answer (3/4)

Addr Instruction

```
Loop: sll $t1, $s3,2
800
                                   00010
   00000
                                           00000
            00000
                   10011
                           01001
            $t1,$t1,$s6
     addu
804
   00000
            01001
                   10110
                           01001
                                   00000
                                           100001
            $t0,0($t1)
808
     ] w
    00011
                            0000
                                 0000
                                       0000
                                             0000
                   01000
            $t0,$s5, Exit
812
     beq
   000100
                   10101
                            0000
                                 0000
                                       0000
                                             0010
     addiu $s3,$s3,1
   001000
                   10011
                            0000
                                 0000
                                       0000
                                             0001
820
            Loop
   000010
            00 0000
                     0000
                           0000
                                 0000
                                       1100
     Exit:
```

Assembly Practice Answer (4/4)

```
Addr Instruction
800 Loop: sll $t1,$s3,2
R:
    0x 0013 4880
804 addu $t1,$t1,$s6
R: 0x 0136 4821
808 lw $t0,0($t1)
l: 0x 8D28 0000
812 beg $t0,$s5, Exit
l: 0x 1115 0002
816 addiu $s3,$s3,1
l: 0x 2273 0001
820 j Loop
J: 0x 0800 00C8
     Exit:
```

Agenda

- I-Format
 - Branching and PC-Relative Addressing
- Administrivia
- J-Format
- Pseudo-instructions
- Bonus: Assembly Practice
- Bonus: Disassembly Practice

Disassembly Practice

- Disassembly is the opposite process of figuring out the instructions from the machine code
- On the following slides, there are 6-lines of machine code (hex numbers)
- Your task:
 - 1) Convert to binary
 - 2) Use opcode to determine format and fields
 - 3) Write field values in decimal
 - 4) Convert fields MIPS instructions (try adding labels)
 - 5) Translate into C (be creative!)
- Use your Green Sheet; answers follow

Disassembly Practice Question

Address Instruction

0x00400000

. . .

0x00001025

0x0005402A

0x11000003

0x00441020


0x20A5FFFF

0x08100001

Disassembly Practice Answer (1/9)


1) Converted to binary

Disassembly Practice Answer (2/9)



- 2) Check opcode for format and fields...
 - 0 (R-Format), 2 or 3 (J-Format), otherwise (I-Format)

Disassembly Practice Answer (3/9)



- 3) Convert to decimal
 - Can leave target address in hex

Disassembly Practice Answer (4/9)

Address	Instruc	ction
0x00400000	or	\$2,\$0,\$0
0x00400004	slt	\$8,\$0,\$5
0x00400008	beq	\$8,\$0,3
0x0040000C	add	\$2,\$2,\$4
0x00400010	addi	\$5,\$5,-1
0x00400014	j	0x0100001
0x00400018		

4) Translate to MIPS instructions (write in addrs)

Disassembly Practice Answer (5/9)

Address	Instruc	ction
0x0040000	or	\$v0,\$0,\$0
0x00400004	slt	\$t0,\$0,\$a1
0x00400008	beq	\$t0,\$0,3
0x0040000C	add	\$v0,\$v0,\$a0
0x00400010	addi	\$a1,\$a1,-1
0x00400014	j	0x0100001 # addr: 0x0400004
0x00400018		

- 4) Translate to MIPS instructions (write in addrs)
 - More readable with register names

Disassembly Practice Answer (6/9)

Address Instruction 0x00400000 \$v0,\$0,\$0 or Loop: slt \$t0,\$0,\$a1 0x00400004 0x00400008 beq \$t0,\$0,Exit add \$v0,\$v0,\$a0 0×0.040000 C 0x00400010 addi \$a1,\$a1,-1 j 0x00400014 Loop 0x00400018 Exit:

- 4) Translate to MIPS instructions (write in addrs)
 - Introduce labels

Disassembly Practice Answer (7/9)

```
Address Instruction

or $v0,$0,$0 # initialize $v0 to 0

Loop: slt $t0,$0,$a1 # $t0 = 0 if 0 >= $a1

beq $t0,$0,Exit # exit if $a1 <= 0

add $v0,$v0,$a0 # $v0 += $a0

addi $a1,$a1,-1 # decrement $a1

j Loop
```

Exit:

- 4) Translate to MIPS instructions (write in addrs)
 - What does it do?

Disassembly Practice Answer (8/9)

```
/* a→$v0, b→$a0, c→$a1 */
a = 0;
while(c > 0) {
   a += b;
   c--;
}
```

- 5) Translate into C code
 - Initial direct translation

Disassembly Practice Answer (9/9)

```
/* naïve multiplication: returns m*n */
int multiply(int m, int n) {
  int p; /* product */
  for(p = 0; n-- > 0; p += m) ;
  return p;
}
```

- 5) Translate into C code
 - One of many possible ways to write this