

inst.eecs.berkeley.edu/~cs61c UCB CS61C: Machine Structures

Lecture 12 - Caches I


Midterm exam in 3 weeks!

BITCASA OFFERS INFINITE STORAGE!

A Mountain View startup promises to do Dropbox one better. 10GB free storage, and (pause for effect) they are offering INFINITE storage for only \$10/month (\$99/yr, \$69/yr if DICOSO you sign up before March). Data available anytime, everywhere. Game changer?



bitcasa.com




Memory Hierarchy

I.e., storage in computer systems

- Processor
 - holds data in register file (~100 Bytes)
 - Registers accessed on nanosecond timescale
- Memory (we'll call "main memory")
- More capacity than registers (~Gbytes)
- □ Access time ~50-100 ns
- Hundreds of clock cycles per memory access?!
- - HUGE capacity (virtually limitless)
 - VERY slow: runs ~milliseconds






Memory Caching


- Mismatch between processor and memory speeds leads us to add a new level: a memory cache
- Implemented with same IC processing technology as the CPU (usually integrated on same chip): faster but more expensive than DRAM memory.
- Cache is a copy of a subset of main memory.
- Most processors have separate caches for instructions and data.





Typical Memory Hierarchy

 The Trick: present processor with as much memory as is available in the cheapest technology at the speed offered by the fastest technology



Memory Hierarchy

- If level closer to Processor, it is:
 - Smaller
 - Faster
 - More expensive
 - subset of lower levels (contains most recently used data)
- Lowest Level (usually disk) contains all available data (does it go beyond the disk?)
- Memory Hierarchy presents the processor with the illusion of a very large & fast memory



Memory Hierarchy Analogy: Library

- You're writing a term paper (Processor) at a table in Doe
- Doe Library is equivalent to disk
- essentially limitless capacity, very slow to retrieve a book
- Table is main memory
 - smaller capacity: means you must return book when table fills up
 - · easier and faster to find a book there once you've already retrieved it
- Open books on table are cache
 - smaller capacity: can have very few open books fit on table; again, when table fills up, you must close a book
 - much, much faster to retrieve data
- Illusion created: whole library open on the tabletop
 - Keep as many recently used books open on table as possible since likely to use again
 - Also keep as many books on table as possible, since faster than going to library



Memory Hierarchy Basis

- Cache contains copies of data in memory that are being used.
- Memory contains copies of data on disk that are being used.
- Caches work on the principles of temporal and spatial locality.
 - Temporal Locality: if we use it now, chances are we'll want to use it again soon.
 - Spatial Locality: if we use a piece of memory, chances are we'll use the neighboring pieces soon.



Two Types of Locality

- Temporal Locality (locality in time)
 - If a memory location is referenced then it will tend to be referenced again soon
 - ⇒ Keep most recently accessed data items closer to the processor
- Spatial Locality (locality in space)
 - If a memory location is referenced, the locations with nearby addresses will tend to be referenced soon
 - ⇒ Move blocks consisting of contiguous words closer to the processor



Cache Design (for ANY cache)

- How do we organize cache?
- Where does each memory address map to?
 - (Remember that cache is subset of memory, so multiple memory addresses map to the same cache location.)
- How do we know which elements are in cache?
- How do we quickly locate them?



How is the Hierarchy Managed?


- - By compiler (or assembly level programmer)
- cache ↔ main memory
 - By the cache controller hardware
- - By the operating system (virtual memory)
 - Virtual to physical address mapping assisted by the hardware (TLB)
 - By the programmer (files)





Direct-Mapped Cache (1/4)

- In a direct-mapped cache, each memory address is associated with one possible block within the cache
 - Therefore, we only need to look in a single location in the cache for the data if it exists in the cache
 - Block is the unit of transfer between cache and memory









Issues with Direct-Mapped

- Since multiple memory addresses map to same cache index, how do we tell which one is in there?
- What if we have a block size > 1 byte?
- Answer: divide memory address into three fields

tag index byte to check to offset if have select within correct block block


Direct-Mapped Cache Terminology

- All fields are read as <u>unsigned</u> integers.
- Index
 - specifies the cache index (which "row"/block of the cache we should look in)
- Offset
 - once we've found correct block, specifies which byte within the block we want
- Tag
 - the remaining bits after offset and index are determined; these are used to distinguish between all the memory addresses that map to the same location



CS&IC L12 Caches I (2

Garda, Serina 2014 © UC



Direct-Mapped Cache Example (1/3)

- Suppose we have a 8B of data in a directmapped cache with 2 byte blocks
 - Sound familiar?
- Determine the size of the tag, index and offset fields if we're using a 32-bit architecture
- Offset
 - need to specify correct byte within a block
 - block contains 2 bytes
 - = 21 bytes
 - need 1 bit to specify correct byte



CS61C L12 Coches I (24)

Garda, Spring 2014 G

Direct-Mapped Cache Example (2/3)

- Index: (~index into an "array of blocks")
 - need to specify correct block in cache
 - cache contains 8 B = 23 bytes
 - block contains 2 B = 2¹ bytes
 - # blocks/cache
 - = <u>bytes/cache</u> bytes/block
 - = 23 bytes/cache 21 bytes/block
 - = 2º blocks/cache
 - need 2 bits to specify this many blocks



K arrinamin

Direct-Mapped Cache Example (3/3)

- Tag: use remaining bits as tag
 - tag length = addr length offset index
 = 32 1 2 bits

= 29 bits

- so tag is leftmost 29 bits of memory address
- Tag can be thought of as "cache number"
- Why not full 32 bit address as tag?
 - All bytes within block need same address (4b)
 - Index must be same for every address within a block, so it's redundant in tag check, thus can leave off to save memory (here 10 bits)



Garda, Sorina 2014 © UCB

And in Conclusion...

- We would like to have the capacity of disk at the speed of the processor: unfortunately this is not feasible.
- So we create a memory hierarchy:
 - each successively lower level contains "most used" data from next higher level
 - exploits temporal & spatial locality
 - do the common case fast, worry less about the exceptions (design principle of MIPS)
- Locality of reference is a Big Idea



Barda, Sarina 2014 © UCI