
inst.eecs.berkeley.edu/~cs61c

CS61C: Machine Structures Lecture 24

State Circuits: Circuits that Remember






Senior Lecturer SOE Dan Garcia

www.cs.berkeley.edu/~ddgarcia

Bio NAND gate ⇒

Researchers at

Imperial College in London have built a biological NAND gate using E. Coli, and showed you could build bigger circuits too. You can't ask for more relevance!!





Review

- ISA is very important abstraction layer
 - Contract between HW and SW
- Clocks control pulse of our circuits
- Voltages are analog, quantized to 0/1
- Circuit delays are fact of life
- Two types of circuits:
 - Stateless Combinational Logic (&,I,~)
 - State circuits (e.g., registers)



Uses for State Elements

- 1. As a place to store values for some indeterminate amount of time:
 - Register files (like \$1-\$31 on the MIPS)
 - Memory (caches, and main memory)
- 2. Help control the flow of information between combinational logic blocks.
 - State elements are used to hold up the movement of information at the inputs to combinational logic blocks and allow for orderly passage.



Accumulator Example

Why do we need to control the flow of information?


Want:
$$S=0$$
;
for $(i=0;i
 $S=S+X_i$$

Assume:

- Each X value is applied in succession, one per cycle.
- After n cycles the sum is present on S.



First try...Does this work?




Nope!

Reason #1... What is there to control the next iteration of the 'for' loop?
Reason #2... How do we say: 'S=0'?




Second try...How about this?





Register is used to hold up the transfer of data to adder.

Register Details...What's inside?




- n instances of a "Flip-Flop"
- Flip-flop name because the output flips and flops between and 0,1
- D is "data", Q is "output"
- Also called "d-type Flip-Flop"

What's the timing of a Flip-flop? (1/2)

- Edge-triggered d-type flip-flop
 - This one is "positive edge-triggered"





• "On the rising edge of the clock, the input d is sampled and transferred to the output. At all other times, the input d is ignored."



What's the timing of a Flip-flop? (2/2)

- Edge-triggered d-type flip-flop
 - This one is "positive edge-triggered"
- "On the rising edge of the clock, the input d is sampled and transferred to the output. At all other times, the input d is ignored."
- Example waveforms (more detail):







CS61C L24 State Elements : Circuits that Remember (9)

Garcia, Spring 2013 © UCB

Accumulator Revisited (proper timing 1/2)




- Reset input to register is used to force it to all zeros (takes priority over D input).
- S_{i-1} holds the result of the ith-1 iteration.
- Analyze circuit timing starting at the output of the register.







Accumulator Revisited (proper timing 2/2)



- reset signal shown.
- Also, in practice X might not arrive to the adder at the same time as S_{i-1}
- S_i temporarily is wrong, but register always captures correct value.
- In good circuits, instability never happens around rising edge of clk.



Maximum Clock Frequency



 What is the maximum frequency of this circuit?

Max Delay = Setup Time + CLK-to-Q Delay + CL Delay




Pipelining to improve performance (1/2)

Extra Register are often added to help speed up the clock rate. register Timing... inputs CLK imputs (i)(L+1 (i+2)Shifter Ri(i+1) register Ri-1 (i+1) (i)



Note: delay of 1 clock cycle from input to output. Clock period limited by propagation delay of adder/shifter.

Pipelining to improve performance (2/2)



Recap of Timing Terms

- Clock (CLK) steady square wave that synchronizes system
- Setup Time when the input must be stable <u>before</u> the rising edge of the CLK
- Hold Time when the input must be stable <u>after</u> the rising edge of the CLK
- "CLK-to-Q" Delay how long it takes the output to change, measured from the rising edge of the CLK
- Flip-flop one bit of state that samples every rising edge of the CLK (positive edge-triggered)
- Register several bits of state that samples on rising edge of CLK or on LOAD (positive edgetriggered)


Administrivia

- Project 2 Part Two, Due in 2 weeks
- Homework 4 out next will be directly connected to this material!
- Please do the reading (in the PDFs) for this material to really understand it!



Finite State Machines (FSM) Introduction


- You have seen FSMs in other classes.
- Same basic idea.
- The function can be represented with a "state transition diagram".
- With combinational logic and registers, any FSM can be implemented in hardware.





Finite State Machine Example: 3 ones...

FSM to detect the occurrence of 3 consecutive 1's in the input.






Assume state transitions are controlled by the clock: on each clock cycle the machine checks the inputs and moves to a new state and produces a new output...


CS61C L24 State Elements : Circuits that Remember (18)

Garcia, Spring 2013 © UCB

Hardware Implementation of FSM


... Therefore a register is needed to hold the a representation of which state the machine is in. Use a unique bit pattern for each state.







Combinational logic circuit is used to implement a function maps from *present state and input* to *next state and output*.




INPUT



CS61C L24 State Elements : Circuits that Remember (19)

Hardware for FSM: Combinational Logic

Next lecture we will discuss the detailed implementation, but for now can look at its functional specification, truth table form.




Truth table...

PS	Input	NS	Output
00	0	00	0
00	1	01	0
01	0	00	0
01	1	10	0
10	0	00	0
10	1	00	1



General Model for Synchronous Systems



- Collection of CL blocks separated by registers.
- Registers may be back-to-back and CL blocks may be back-toback.
- Feedback is optional.
- Clock signal(s) connects only to clock input of registers.



Peer Instruction

- 1) HW feedback akin to SW recursion
- 2) The minimum period of a usable synchronous circuit is at least the CLK-to-Q delay
- 3) You can build a FSM to signal when an equal number of 0s and 1s has appeared in the input.

```
123
a: FFF
a: FFT
b: FTF
b: FTT
c: TFF
d: TFT
d: TTF
```


rcia, Spring 2013 © UCB

Peer Instruction Answer

- 1) It needs 'base case' (reg reset), way to step from i to i+1 (use register + clock). True!
- 2) If not, will lose data! True!
- 3) How many states would it have? Say it's n. How does it know when n+1 bits have been seen?
 False!
 - 1) HW feedback akin to SW recursion
 - 2) The minimum period of a usable synchronous circuit is at least the CLK-to-Q delay
 - 3) You can build a FSM to signal when an equal number of 0s and 1s has appeared in the input.

```
123
a: FFF
a: FFT
b: FTF
b: FTT
c: TFF
d: TTT
d: TTT
```

Design Hierarchy





"And In conclusion..."

- State elements are used to:
 - Build memories
 - Control the flow of information between other state elements and combinational logic
- D-flip-flops used to build registers
- Clocks tell us when D-flip-flops change
 - Setup and Hold times important
- We pipeline long-delay CL for faster clock
- Finite State Machines extremely useful
 - · You'll see them again 150, 152, 164, 172, ...

