




Today


- Data Multiplexors
- Arithmetic and Logic Unit
- Adder/Subtractor












































Peer Instruction

1) Truth table for mux with 4-bits of signals has 24 rows

FT TF

2) We could cascade N 1-bit shifters to make 1 N-bit shifter for sll, srl

"And In conclusion..."

- Use muxes to select among input
 - ·S input bits selects 2^S inputs
 - · Each input can be n-bits wide, indep of S
- Can implement muxes hierarchically
- ALU can be implemented using a mux
 - · Coupled with basic block elements
- N-bit adder-subtractor done using N 1bit adders with XOR gates on input
 - · XOR serves as conditional inverter

<u>Col</u> _ <u>CS81C L26 Cc</u>

Peer Instruction Answer

- 1) Truth table for mux with 4-bits of signals controls 16 inputs, for a total of 20 inputs, so truth table is 2²⁰ rows...FALSE
- 2) We could cascade N 1-bit shifters to make 1 N-bit shifter for sll, srl ... TRUE
- 1) Truth table for mux with 4-bits of signals is 24 rows long

12

2) We could cascade N 1-bit shifters to make 1 N-bit shifter for sll, srl



