## inst.eecs.berkeley.edu/~cs61c

## **UC Berkeley CS61C: Machine Structures**

## **Lecture 26 – Combinational Logic Blocks**




#### **Senior Lecturer SOE Dan Garcia**

www.cs.berkeley.edu/~ddgarcia

**Very fast 3D Micro Printer** ⇒

A new company called Nanoscribe


has developed a fabrication device that can create structures like the one at the right at the micro scale in minutes (instead of hours). The idea is that "tiny, ultrashort pulses from a near-infrared laser on a light-sensitive material solidifies on spot. Mirrors not motors





#### Review

 Use this table and techniques we learned to transform from 1 to another






#### **Today**

- Data Multiplexors
- Arithmetic and Logic Unit
- Adder/Subtractor




## Data Multiplexor (here 2-to-1, n-bit-wide)





#### N instances of 1-bit-wide mux

#### **How many rows in TT?**



$$c = \overline{s}a\overline{b} + \overline{s}ab + s\overline{a}b + sab$$

$$= \overline{s}(a\overline{b} + ab) + s(\overline{a}b + ab)$$


$$= \overline{s}(a(\overline{b} + b)) + s((\overline{a} + a)b)$$


$$= \overline{s}(a(1) + s((1)b))$$

$$= \overline{s}a + sb$$



#### How do we build a 1-bit-wide mux?








### 4-to-1 Multiplexor?


#### **How many rows in TT?**






$$e = \overline{s_1}\overline{s_0}a + \overline{s_1}s_0b + s_1\overline{s_0}c + s_1s_0d$$

## Is there any other way to do it?



## **Arithmetic and Logic Unit**


- Most processors contain a special logic block called "Arithmetic and Logic Unit" (ALU)
- We'll show you an easy one that does ADD, SUB, bitwise AND, bitwise OR



when S=00, R=A+B when S=01, R=A-B when S=10, R=A AND B when S=11, R=A OR B



## **Our simple ALU**





## Adder/Subtracter Design -- how?

- Truth-table, then determine canonical form, then minimize and implement as we've seen before
- Look at breaking the problem down into smaller pieces that we can cascade or hierarchically layer



#### Adder/Subtracter - One-bit adder LSB...

$a_0$	$b_0$	$\mathbf{s}_0$	$c_1$
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

$$s_0 = c_1 = c_1$$




## Adder/Subtracter – One-bit adder (1/2)...


						$\mathbf{a}_i$	$b_i$	$c_i$	$\mathbf{s}_i$	$c_{i+1}$
						0	0	0	0	0
		0				0	0	1	1	0
	$a_3$		$a_1$			0	1	0	1	0
+	$b_3$	$b_2$	$b_1$	$b_0$		0	1	1	0	1
,	$\mathbf{s}_3$	$\mathbf{s}_2$	$s_1$	$s_0$	-	1	0	0	1	0
	0	2				1	0	1	0	1
						1	1	0	0	1
						1	1	1	1	1

$$\begin{array}{rcl}
s_i & = \\
c_{i+1} & = 
\end{array}$$



## Adder/Subtracter – One-bit adder (2/2)...






$$s_i = XOR(a_i, b_i, c_i)$$
  
 $c_{i+1} = MAJ(a_i, b_i, c_i) = a_i b_i + a_i c_i + b_i c_i$ 



#### N 1-bit adders ⇒ 1 N-bit adder



# What about overflow? Overflow = $c_n$ ?



#### What about overflow?


Consider a 2-bit signed # & overflow:

- Highest adder
  - $\cdot C_1 = Carry-in = C_{in}, C_2 = Carry-out = C_{out}$
  - No  $C_{out}$  or  $C_{in} \Rightarrow NO$  overflow!
- What  $\cdot C_{in}$ , and  $C_{out} \Rightarrow NO$  overflow!
- $C_{in}$ , but no  $C_{out} \Rightarrow A,B$  both > 0, overflow!
- $C_{out}$ , but no  $C_{in} \Rightarrow A,B$  both < 0, overflow!



#### What about overflow?

Consider a 2-bit signed # & overflow:




- Overflows when...

  - C<sub>in</sub>, but no C<sub>out</sub> ⇒ A,B both > 0, overflow!
     C<sub>out</sub>, but no C<sub>in</sub> ⇒ A,B both < 0, overflow!</li>

## overflow = $c_n$ XOR $c_{n-1}$



## **Extremely Clever Subtractor**



XOR serves as conditional inverter!



#### **Peer Instruction**

- 1) Truth table for mux with 4-bits of signals has 2<sup>4</sup> rows
- 2) We could cascade N 1-bit shifters to make 1 N-bit shifter for sll, srl

12

a) FF

b) FI


c) TF

d) TI



#### **Peer Instruction Answer**

- 1) Truth table for mux with 4-bits of signals controls 16 inputs, for a total of 20 inputs, so truth table is 2<sup>20</sup> rows...FALSE
- 2) We could cascade N 1-bit shifters to make 1 N-bit shifter for sll, srl ... TRUE
- 1) Truth table for mux with 4-bits of signals is 2<sup>4</sup> rows long
- 2) We could cascade N 1-bit shifters to make 1 N-bit shifter for sll, srl





#### "And In conclusion..."

- Use muxes to select among input
  - S input bits selects 2<sup>S</sup> inputs
  - Each input can be n-bits wide, indep of S
- Can implement muxes hierarchically
- ALU can be implemented using a mux
  - Coupled with basic block elements
- N-bit adder-subtractor done using N 1bit adders with XOR gates on input
  - XOR serves as conditional inverter

