

**CS 61C: Great Ideas in Computer Architecture (Machine Structures)**  
**Lecture 30: Pipeline Parallelism 1**

Lecturer:  
 Alan Christopher

### Boolean Exprs for Controller

Inst Memory  
 Adr

<26:31>  
 <5>

Instruction<31:0>  
 Op Fun

Op 0-5 are really Instruction bits 26-31  
 Func 0-5 are really Instruction bits 0-5

$rtype = \sim op_5 \cdot \sim op_4 \cdot \sim op_3 \cdot \sim op_2 \cdot \sim op_1 \cdot \sim op_0$   
 $ori = \sim op_5 \cdot \sim op_4 \cdot op_3 \cdot op_2 \cdot \sim op_1 \cdot op_0$   
 $lw = op_5 \cdot \sim op_4 \cdot \sim op_3 \cdot \sim op_2 \cdot op_1 \cdot op_0$   
 $sw = op_5 \cdot \sim op_4 \cdot op_3 \cdot \sim op_2 \cdot op_1 \cdot op_0$   
 $beq = \sim op_5 \cdot \sim op_4 \cdot \sim op_3 \cdot op_2 \cdot \sim op_1 \cdot \sim op_0$   
 $jump = \sim op_5 \cdot \sim op_4 \cdot \sim op_3 \cdot \sim op_2 \cdot op_1 \cdot \sim op_0$

$add = rtype \cdot func_5 \cdot \sim func_4 \cdot \sim func_3 \cdot \sim func_2 \cdot \sim func_1 \cdot \sim func_0$   
 $sub = rtype \cdot func_5 \cdot func_4 \cdot \sim func_3 \cdot \sim func_2 \cdot func_1 \cdot \sim func_0$

2014-04-11 How do we implement this in gates?

### Boolean Exprs for Controller

RegDst = add + sub  
 ALUSrc = ori + lw + sw  
 MemtoReg = lw  
 RegWrite = add + sub + ori + lw  
 MemWrite = sw  
 nPCsel = beq  
 Jump = jump  
 ExtOp = lw + sw  
 ALUctr[0] = sub + beq  
 ALUctr[1] = ori

(assume ALUctr is 00 ADD, 01 SUB, 10 OR)

How do we implement this in gates?

2014-04-11 Spring 2014 -- Lecture #31

### Controller Implementation

opcode

func

“AND” logic

add  
sub  
ori  
lw  
sw  
beq  
jump

“OR” logic

RegDst

ALUSrc

MemtoReg

RegWrite

MemWrite

nPCsel

Jump

ExtOp

ALUctr[0]

ALUctr[1]

4/9/2014 Spring 2014 -- Lecture #31

### Call home, we’ve made HW/SW contact!

High Level Language Program (e.g., C)

Compiler

Assembly Language Program (e.g., MIPS)

Assembler

Machine Language Program (MIPS)

Machine Interpretation

Hardware Architecture Description (e.g., block diagrams)

Architecture Implementation

Logic Circuit Description (Circuit Schematic Diagrams)

```

temp = v[k];
v[k] = v[k+1];
v[k+1] = temp;
lw $t0, 0($2)
lw $t1, 4($2)
sw $t1, 0($2)
sw $t0, 4($2)
                
```

```

0000 1001 1100 0110 1010 1111 0101 1000
1010 1111 0101 1000 0000 1001 1100 0110
1100 0110 1010 1111 0101 1000 0000 1001
0101 1000 0000 1001 1100 0110 1010 1111
                
```

### Administrivia/Clicker


- How many hours of fun from proj3 so far?
  - a) 0 <= F <= 4
  - b) 4 < F <= 8
  - c) 8 < F <= 12
  - d) 12 < F <= 16
  - e) 16 < F

### Administrivia/Clicker

- How many Gflop/s right now?
  - $0 \leq F \leq 4$
  - $4 < F \leq 8$
  - $8 < F \leq 12$
  - $12 < F \leq 16$
  - $16 < F$

### Review: Single-cycle Processor

- Five steps to design a processor:
  - Analyze instruction set  $\rightarrow$  datapath requirements
  - Select set of datapath components & establish clock methodology
  - Assemble datapath meeting the requirements
  - Analyze implementation of each instruction to determine setting of control points that effects the register transfer.
  - Assemble the control logic
    - Formulate Logic Equations
    - Design Circuits



### Single Cycle Performance

- Assume time for actions are
  - 100ps for register read or write; 200ps for other events
- Clock rate is?

Instr	Instr fetch	Register read	ALU op	Memory access	Register write	Total time
lw	200ps	100 ps	200ps	200ps	100 ps	800ps
sw	200ps	100 ps	200ps	200ps		700ps
R-format	200ps	100 ps	200ps		100 ps	600ps
beq	200ps	100 ps	200ps			500ps

- What can we do to improve clock rate?
- Will this improve performance as well?
  - Want increased clock rate to mean faster programs

### Single Cycle Performance

- Assume time for actions are
  - 100ps for register read or write; 200ps for other events
- Clock rate is?

Instr	Instr fetch	Register read	ALU op	Memory access	Register write	Total time
lw	200ps	100 ps	200ps	200ps	100 ps	800ps
sw	200ps	100 ps	200ps	200ps		700ps
R-format	200ps	100 ps	200ps		100 ps	600ps
beq	200ps	100 ps	200ps			500ps


- What can we do to improve clock rate?
- Will this improve performance as well?
  - Want increased clock rate to mean faster programs

### Gotta Do Laundry




- Ann, Brian, Cathy, Dave each have one load of clothes to wash, dry, fold, and put away
  - Washer takes 30 minutes
  - Dryer takes 30 minutes
  - "Folder" takes 30 minutes
  - "Stasher" takes 30 minutes to put clothes into drawers





### Sequential Laundry




- Sequential laundry takes 8 hours for 4 loads




- ### Steps in Executing MIPS
- 1) IFtch: Instruction Fetch, Increment PC
  - 2) Dcd: Instruction Decode, Read Registers
  - 3) Exec: Mem-ref: Calculate Address  
Arith-log: Perform Operation
  - 4) Mem: Load: Read Data from Memory  
Store: Write Data to Memory
  - 5) WB: Write Data Back to Register




### More Detailed Pipeline




### IF for Load, Store, ...




### ID for Load, Store, ...




### EX for Load




### MEM for Load



### WB for Load – Oops!



### Corrected Datapath for Load



### So, in conclusion

- You now know how to implement the control logic for the single-cycle CPU.
  - (actually, you already knew it!)
- Pipelining improves performance by increasing instruction throughput: exploits ILP
  - Executes multiple instructions in parallel
  - Each instruction has the same latency
- Next: hazards in pipelining:
  - Structure, data, control