# CS 61C: Great Ideas in Computer Architecture

### Virtual Memory III

Instructor: Dan Garcia

## **Virtual Memory Mapping Function**

- How large is main memory? Disk?
  - Don't know! Designed to be interchangeable components
  - Need a system that works regardless of sizes
- Use lookup table (page table) to deal with arbitrary mapping
  - Index lookup table by # of pages in VM (not all entries will be used/valid)
  - Size of PM will affect size of stored translation

## **Address Mapping**

- · Pages are aligned in memory
  - Border address of each page has same lowest bits
  - Page size is same in VM and PM, so denote lowest
     O = log<sub>2</sub>(page size/byte) bits as page offset
- · Use remaining upper address bits in mapping
  - Tells you which page you want (similar to Tag)




## Address Mapping: Page Table

- Page Table functionality:
  - Incoming request is Virtual Address (VA), want Physical Address (PA)
  - Physical Offset = Virtual Offset (page-aligned)
  - So just swap Virtual Page Number (VPN) for Physical Page Number (PPN)

Physical Page # Virtual Page # Page Offset

- · Implementation?
  - Use VPN as index into PT
  - Store PPN and management bits (Valid, Access Rights)
  - Does NOT store actual data (the data sits in PM)




**Question:** How many bits wide are the following fields?





- 16 KiB pages
- 40-bit virtual addresses
- 64 GiB physical memory


_		
	VPN	PPN
A)	26	26
B)	24	20
C)	22	22
D)	26	22


---














## Fetching Data on a Memory Read

- 1) Check TLB (input: VPN, output: PPN)
  - TLB Hit: Fetch translation, return PPN
  - TLB Miss: Check page table (in memory)
    - Page Table Hit: Load page table entry into TLB
    - Page Table Miss (Page Fault): Fetch page from disk to memory, update corresponding page table entry, then load entry into TLB
- 2) Check cache (input: PPN, output: data)
  - Cache Hit: Return data value to processor
  - Cache Miss: Fetch data value from memory, store it in cache, return it to processor

**Page Faults** 


- Load the page off the disk into a free page of memory
  - Switch to some other process while we wait
- Interrupt thrown when page loaded and the process' page table is updated
  - When we switch back to the task, the desired data will be in memory
- If memory full, replace page (LRU), writing back if necessary, and update both page table entries
  - Continuous swapping between disk and memory called "thrashing"

26

#### **Performance Metrics**

- VM performance also uses Hit/Miss Rates and Miss Penalties
  - TLB Miss Rate: Fraction of TLB accesses that result in a TLB Miss
  - Page Table Miss Rate: Fraction of PT accesses that result in a page fault
- Caching performance definitions remain the same
  - Somewhat independent, as TLB will always pass PA to cache regardless of TLB hit or miss

**Data Fetch Scenarios** 



 Are the following scenarios for a single data access possible?

TLB Miss, Page Fault
TLB Hit, Page Table Hit
TLB Miss, Cache Hit
Page Table Hit, Cache Miss
Page Fault, Cache Hit
No

20

**Question:** A program tries to load a word at X that causes a TLB miss but not a page fault. Are the following statements TRUE or FALSE?

- The page table does not contain a valid mapping for the virtual page corresponding to the address X
- 2) The word that the program is trying to load is present in physical memory




Cal

#### VM Performance

- Virtual Memory is the level of the memory hierarchy that sits below main memory
  - TLB comes before cache, but affects transfer of data from disk to main memory
  - Previously we assumed main memory was lowest level, now we just have to account for disk accesses
- Same CPI, AMAT equations apply, but now treat main memory like a mid-level cache

30



## Impact of Paging on AMAT (1/2)

- Memory Parameters:
  - L1 cache hit = 1 clock cycles, hit 95% of accesses
  - L2 cache hit = 10 clock cycles, hit 60% of L1 misses
  - DRAM = 200 clock cycles (≈100 nanoseconds)
  - Disk = 20,000,000 clock cycles (≈10 milliseconds)
- Average Memory Access Time (no paging):
  - $-1 + 5\% \times 10 + 5\% \times 40\% \times 200 = 5.5$  clock cycles
- Average Memory Access Time (with paging):
  - 5.5 (AMAT with no paging) +?

## Impact of Paging on AMAT (2/2)

- Average Memory Access Time (with paging) =
  - 5.5 + 5%×40%× (1-HR<sub>Mem</sub>)×20,000,000
- AMAT if HR<sub>Mem</sub> = 99%?
  - $5.5 + 0.02 \times 0.01 \times 20,000,000 = 4005.5$  ( $\approx 728x$  slower)
  - 1 in 20,000 memory accesses goes to disk: 10 sec program takes 2 hours!
- AMAT if HR<sub>Mem</sub> = 99.9%?
  - $5.5 + 0.02 \times 0.001 \times 20,000,000 = 405.5$
- AMAT if HR<sub>Mem</sub> = 99.9999%
  - 5.5 + 0.02×0.000001×20,000,000 = 5.9

## Impact of TLBs on Performance

- Each TLB miss to Page Table ~ L1 Cache miss
- TLB Reach: Amount of virtual address space that can be simultaneously mapped by TLB:
  - TLB typically has 128 entries of page size 4-8 KiB
  - 128 × 4 KiB = 512 KiB = just 0.5 MiB
- What can you do to have better performance?
  - Multi-level TLBs ← Conceptually same as multi-level caches
  - Variable page size (segments)
  - Special situationally-used "superpages" here

Not covered

# Aside: Context Switching

- How does a single processor run many programs at once?
- Context switch: Changing of internal state of processor (switching between processes)
  - Save register values (and PC) and change value in Page Table Base register
- What happens to the TLB?
  - Current entries are for different process
  - Set all entries to invalid on context switch

#### **Virtual Memory Summary**

- User program view:
  - Contiguous memory
  - Start from some set VA
  - "Infinitely" large
- Is the only running program
- Reality:
  - Non-contiguous memory
  - Start wherever available memory is
  - Finite size
  - Many programs running simultaneously
- Virtual memory provides:
  - Illusion of contiguous memory
  - All programs starting at same set address
  - Illusion of ~ infinite memory (2<sup>32</sup> or 2<sup>64</sup> bytes)
  - Protection, Sharing
- · Implementation:
  - Divide memory into chunks (pages)
  - OS controls page table that maps virtual into physical addresses
  - memory as a cache for disk
  - TLB is a cache for the page table

36