Finishing Up Instruction Formats & CALL
(Compiler/Assembler/Linker/Loader)
### U-Format for “Upper Immediate” instructions

<table>
<thead>
<tr>
<th>31</th>
<th>12</th>
<th>11</th>
<th>7</th>
<th>6</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>imm[31:12]</td>
<td>rd</td>
<td>opcode</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>20</td>
<td>5</td>
<td>7</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

- U-immediate[31:12]
- U-immediate[31:12]

- One destination register, rd
- Used for two instructions
  - LUI – Load Upper Immediate
  - AUIPC – Add Upper Immediate to PC

- Has 20-bit immediate in upper 20 bits of 32-bit instruction word
LUI to create long immediates

- LUI writes the upper 20 bits of the destination with the immediate value, and clears the lower 12 bits.
- Together with an ADDI to set low 12 bits, can create any 32-bit value in a register using two instructions (LUI/ADDI).
- Assembler uses this to create pseudo instructions

\[
\text{LUI } x_{10}, \ 0x87654 \quad \# \ x_{10} = 0x87654000 \\
\text{ADDI } x_{10}, \ x_{10}, \ 0x321 \quad \# \ x_{10} = 0x87654321
\]
One Corner Case

How to set 0xDEADBEEF?

LUI x10, 0xDEADB  # x10 = 0xDEADB000
ADDI x10, x10, 0xEEF  # x10 = 0xDEAD

ADDI 12-bit immediate is always sign-extended, if top bit is set, will add a -1 from the upper 20 bits
Solution

How to set 0xDEADBEEF?

LUI x10, 0xDEADC   # x10 = 0xDEADC000
ADDI x10, x10, 0xEEF  # x10 = 0xDEADBEEF

Pre-increment value placed in upper 20 bits, if sign bit will be set on immediate in lower 12 bits.

Assembler pseudo-op handles all of this:
li x10, 0xDEADBEEF  # Creates two instructions
J-Format for Jump Instructions

- JAL saves PC+4 in register rd (the return address)
- Assembler “j” jump is pseudo-instruction, uses JAL but sets rd=x0 to discard return address
- Set PC = PC + offset (PC-relative jump)
- Target somewhere within ±2^{19} locations, 2 bytes apart
- ±2^{18} 32-bit instructions
- Immediate encoding optimized similarly to branch instruction to reduce hardware cost
Why is the offset that way?

• The j instruction encodes imm[20:1]… It fixes imm[0] as 0
  • So why is it always adding 2 and not 4?
    I thought all instructions were 4 bytes and had to be word aligned…
  • So why not have it be imm[21:2] and the lower 2 bits 0?
• Well, they aren’t for RISC-V (even if they are for us)
  • RISC-V also has an **optional** compressed format for 16b instructions
  • We won’t cover that encoding in class. but…
    • It is designed to take “typical” code and produce ~30% more compact code
  • In order to “future proof” things, the 32b instruction encoding needs to assume
    the possibility of 16b instructions.
    • In the same space you can have 1 32b instruction or 2 16b instructions
Uses of JAL

# j pseudo-instruction
j Label = jal x0, Label # Discard return address

# Call function within 2^{18} instructions of PC
jal ra, Label
JALR Instruction (I-Format)

- JALR rd, rs, immediate
- Writes PC+4 to rd (return address)
- Sets PC = rs + immediate
- Uses same immediates as arithmetic and loads
  - no multiplication by 2 bytes
Uses of JALR

# ret and jr pseudo-instructions
ret = jr ra = jalr x0, ra, 0

# Call function at any 32-bit absolute address
lui x1, <hi20bits>
jalr ra, x1, <lo12bits>

# Jump PC-relative with 32-bit offset
auipc x1, <hi20bits>  # Adds upper immediate value to PC
    # and places result in x1
jalr x0, x1, <lo12bits>
Other uses of JALR

• Pointers to functions…
  • \texttt{char (*foo)(char *, char *) = &bar;} … \texttt{foo(a, b)}
  • Invocation of \texttt{foo} uses a \texttt{jalr}

• Object oriented code (a’la C++/Java)
  • Each object has a pointer to a table of functions
  • To call function \texttt{foo()}, look up the right pointer in the table and call it with \texttt{jalr}.
Summary of RISC-V Instruction Formats

<table>
<thead>
<tr>
<th></th>
<th>funct7</th>
<th>rs2</th>
<th>rs1</th>
<th>funct3</th>
<th>rd</th>
<th>opcode</th>
</tr>
</thead>
<tbody>
<tr>
<td>R-type</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>I-type</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>S-type</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>B-type</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>U-type</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>J-type</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

- **R-type**: `funct7` for function code, `rs2` for source register 2, `rs1` for source register 1, `funct3` for function code 3, `rd` for destination register, `opcode` for operation code.
- **I-type**: `imm[11:0]` for immediate 11 bits, `rs1` for source register 1, `funct3` for function code 3, `rd` for destination register, `opcode` for operation code.
- **U-type**: `imm[31:12]` for immediate 20 bits, `rd` for destination register, `opcode` for operation code.
Complete RV32I ISA

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>LUI</td>
<td>000000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0</td>
<td>010111</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>AUIPC</td>
<td>000000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>000000</td>
<td>010111</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>JAL</td>
<td>010000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>000000</td>
<td>010111</td>
<td>010111</td>
<td></td>
</tr>
<tr>
<td>JALR</td>
<td>010000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>000000</td>
<td>010111</td>
<td>010111</td>
<td></td>
</tr>
<tr>
<td>BEQ</td>
<td>000000</td>
<td></td>
<td></td>
<td></td>
<td>000000</td>
<td></td>
<td></td>
<td>010111</td>
<td>010111</td>
<td>010111</td>
<td></td>
</tr>
<tr>
<td>BNE</td>
<td>010000</td>
<td></td>
<td></td>
<td></td>
<td>000000</td>
<td></td>
<td></td>
<td>010111</td>
<td>010111</td>
<td>010111</td>
<td></td>
</tr>
<tr>
<td>LT</td>
<td>000000</td>
<td></td>
<td></td>
<td></td>
<td>000000</td>
<td></td>
<td></td>
<td>010111</td>
<td>010111</td>
<td>010111</td>
<td></td>
</tr>
<tr>
<td>GE</td>
<td>000000</td>
<td></td>
<td></td>
<td></td>
<td>000000</td>
<td></td>
<td></td>
<td>010111</td>
<td>010111</td>
<td>010111</td>
<td></td>
</tr>
<tr>
<td>BGEU</td>
<td>000000</td>
<td></td>
<td></td>
<td></td>
<td>000000</td>
<td></td>
<td></td>
<td>010111</td>
<td>010111</td>
<td>010111</td>
<td></td>
</tr>
<tr>
<td>LB</td>
<td>000000</td>
<td></td>
<td></td>
<td></td>
<td>000000</td>
<td></td>
<td></td>
<td>010111</td>
<td>010111</td>
<td>010111</td>
<td></td>
</tr>
<tr>
<td>LH</td>
<td>000000</td>
<td></td>
<td></td>
<td></td>
<td>000000</td>
<td></td>
<td></td>
<td>010111</td>
<td>010111</td>
<td>010111</td>
<td></td>
</tr>
<tr>
<td>LW</td>
<td>000000</td>
<td></td>
<td></td>
<td></td>
<td>000000</td>
<td></td>
<td></td>
<td>010111</td>
<td>010111</td>
<td>010111</td>
<td></td>
</tr>
<tr>
<td>CSR</td>
<td>000000</td>
<td></td>
<td></td>
<td></td>
<td>000000</td>
<td></td>
<td></td>
<td>010111</td>
<td>010111</td>
<td>010111</td>
<td></td>
</tr>
</tbody>
</table>

Not in CS61C: Used for OS & Syncronization

---

**Note:**
- RV32I ISA includes a complete set of instructions for the RV32I architecture.
- The table lists a variety of instructions, each with its respective opcode and function(s).
- Some instructions are highlighted as not included in CS61C, specifically used for OS and synchronization purposes.
Clicker Question:  
Project 1 (In Modern American Written English)

• How was Project 1?
  A. 😊
  B. 😐
  C. 😭
  D. 😤
  E. 💩

• Project 2 part 1 is now out
Announcements...

• Guerilla Section Tonight (Thursday 2/8)
  • 7-9 pm, 20 Barrows
• Midterm Review Tomorrow (Friday 2/9)
  • 6-9 pm, 145 Dwinelle (probable, check Piazza to confirm)
• No Lecture Tuesday (2/13)
• Midterm Tuesday (2/13)
  • 1 double sided, *handwritten* sheet of notes
  • *We provide* a copy of the green sheet.
  • 7-9 pm, see Piazza for room allocation
  • Conflict: You *must* fill out the form by Friday Noon and you *must* bring a copy of your class schedule to the late exam slot
  • DSP: You *must* have contacted Peiji by email by Friday Noon.
Integer Multiplication (1/3)

- Paper and pencil example (unsigned):

  \[
  \begin{array}{c}
  \text{Multiplicand} & 1000 & 8 \\
  \text{Multiplier} & \times1001 & 9 \\
  \hline
  & 1000 & 9 \\
  & 0000 & \\
  & 0000 & +1000 \\
  & \hline
  & 01001000 & 72
  \end{array}
  \]

- \( m \) bits \( \times \) \( n \) bits = \( m + n \) bit product
Integer Multiplication (2/3)

- In RISC-V, we multiply registers, so:
  - 32-bit value x 32-bit value = 64-bit value
- Multiplication is not part of standard RISC-V…
  - Instead it is an optional extra: The compiler needs to produce a series of shifts and adds if the multiplier isn't present
- Syntax of Multiplication (signed):
  - `mul rd, rs1, rs2`
  - `mulh rd, rs1, rs2`
  - Multiplies 32-bit values in those registers and returns either the lower or upper 32b result
    - If you do mulh/mul back to back, the architecture can fuse them
    - Also unsigned versions of the above
Integer Multiplication (3/3)

• Example:
  • in C: \( a = b \times c; \)
  • \( \text{int64}_t a; \text{int32}_t b, c; \)
  • Aside, these types are defined in C99, in stdint.h

• in RISC-V:
  • let \( b \) be \( s2 \); let \( c \) be \( s3 \); and let \( a \) be \( s0 \) and \( s1 \) (since it may be up to 64 bits)
  • \( \text{mulh} \ s1, s2, s3 \)
  • \( \text{mul} \ s0, s2, s3 \)
Integer Division (1/2)

• Paper and pencil example (unsigned):

\[
\begin{array}{c}
1001 \\
\hline
1000 \\
10 \\
101 \\
1010 \\
\hline
1000 \\
10 \\
101 \\
1010 \\
\hline
10 \text{ Remainder} \\
\end{array}
\]

Dividend

\[
\begin{array}{c}
\text{Quotient} \quad 1001 \quad \text{Divisor} \quad 1000 \vert 1001010
\end{array}
\]

\[
\text{Dividend} = \text{Quotient} \times \text{Divisor} + \text{Remainder}
\]
Integer Division (2/2)

- Syntax of Division (signed):
  - `div rd, rs1, rs2`
  - `rem rd, rs1, rs2`
  - Divides 32-bit `rs1` by 32-bit `rs2`, returns the quotient (/) for `div`, remainder (%) for `rem`
- Again, can fuse two adjacent instructions

- Example in C: `a = c / d;  b = c % d;`

- RISC-V:
  - `a←s0; b←s1; c←s2; d←s3`
  - `div  s0, s2, s3`
  - `rem  s1, s2, s3`
Agenda

- Interpretation vs Compilation
- The CALL chain
- Producing Machine Language
Levels of Representation/Interpretation

temp = v[k];
v[k] = v[k+1];
v[k+1] = temp;

lw  t0, 0(a2)
lw  t1, 4(a2)
sw  t1, 0(a2)
sw  t0, 4(a2)

Anything can be represented as a number, i.e., data or instructions

```
0000 1001 1100 0110 1010 1111 0101 1000
1010 1111 0101 1000 0000 1001 1100 0110
1100 0110 1010 1111 0101 1000 0000 1001
0101 1000 0000 1001 1100 0110 1010 1111
```
Language Execution Continuum

- An **Interpreter** is a program that executes other programs.

  - Scheme  Java  C++  C  Assembly  Java bytecode  Machine code
  - Easy to program  Difficult to program
  - Inefficient to interpret  Efficient to interpret

- Language **translation** gives us another option

- In general, we interpret a high-level language when efficiency is not critical and translate to a lower-level language to increase performance

- Although this is becoming a “distinction without a difference”
  Many interpreters do a “just in time” runtime compilation to bytecode that either is emulated or directly compiled to machine code (e.g. LLVM)
Interpretation vs Translation

• How do we run a program written in a source language?
  • **Interpreter**: Directly executes a program in the source language
  • **Translator**: Converts a program from the source language to an equivalent program in another language
  • For example, consider a Python program `foo.py`
Interpretation

- Python interpreter is just a program that reads a python program and performs the functions of that python program
- Well, that’s an exaggeration, the interpreter converts to a simple bytecode that the interpreter runs… Saved copies end up in .pyc files
Interpretation

• Any good reason to interpret machine language in software?
• Simulators: Useful for learning / debugging
• Apple Macintosh conversion
  • Switched from Motorola 680x0 instruction architecture to PowerPC.
    • Similar issue with switch to x86
  • Could require all programs to be re-translated from high level language
  • Instead, let executables contain old and/or new machine code, interpret old code in software if necessary (emulation)
Interpretation vs. Translation? (1/2)

- Generally easier to write interpreter
- Interpreter closer to high-level, so can give better error messages
- Translator reaction: add extra information to help debugging (line numbers, names):
  This is what `gcc -g` does, it tells the compiler to add all the debugging information
- Interpreter slower (10x?), code smaller (2x? or not?)
- Interpreter provides instruction set independence: run on any machine
Interpretation vs. Translation? (2/2)

- Translated/compiled code almost always more efficient and therefore higher performance:
  - Important for many applications, particularly operating systems.
- Compiled code does the hard work once: during compilation
  - Which is why most “interpreters” these days are really “just in time compilers”: don’t throw away the work processing the program
Agenda

• Interpretation vs Compilation
• The CALL chain
• Producing Machine Language
Steps Compiling a C program

1. C program: foo.c
2. Compiler
3. Assembly program: foo.s
4. Assembler
5. Object (mach lang module): foo.o
6. Linker
7. Executable (mach lang pgm): a.out
8. Loader
9. Memory

lib.o
Compiler

- Input: High-Level Language Code (e.g., foo.c)
- Output: Assembly Language Code (e.g. MAL) (e.g., foo.s for RISC-V)
- Code matches the calling convention for the architecture
- Note: Output may contain pseudo-instructions
- Pseudo-instructions: instructions that assembler understands but not in machine
  For example:
  - j label ⇒ jal x0 label
Where Are We Now?

CS164
Assembler

- Input: Assembly Language Code (e.g. MAL) (e.g., foo.s)
- Output: Object Code, information tables (TAL) (e.g., foo.o)
- Reads and Uses Directives
- Replace Pseudo-instructions
- Produce Machine Language
- Creates Object File
Assembler Directives

- Give directions to assembler, but do not produce machine instructions
  - .text: Subsequent items put in user text segment (machine code)
  - .data: Subsequent items put in user data segment (binary rep of data in source file)
  - .globl sym: declares sym global and can be referenced from other files
  - .string str: Store the string str in memory and null-terminate it
  - .word w1...wn: Store the n 32-bit quantities in successive memory words
## Pseudo-instruction Replacement

- Assembler treats convenient variations of machine language instructions as if real instructions

<table>
<thead>
<tr>
<th>Pseudo</th>
<th>Real</th>
</tr>
</thead>
<tbody>
<tr>
<td>nop</td>
<td><code>addi x0, x0, 0</code></td>
</tr>
<tr>
<td><code>not rd, rs</code></td>
<td><code>xori rd, rs, -1</code></td>
</tr>
<tr>
<td><code>beqz rs, offset</code></td>
<td><code>beq rs, x0, offset</code></td>
</tr>
<tr>
<td><code>bgt rs, rt, offset</code></td>
<td><code>blt rt, rs, offset</code></td>
</tr>
<tr>
<td><code>j offset</code></td>
<td><code>jal x0, offset</code></td>
</tr>
<tr>
<td><code>ret</code></td>
<td><code>jalr x0, x1, offset</code></td>
</tr>
<tr>
<td><code>call offset</code></td>
<td><code>auipc x6, offset[31:12]</code></td>
</tr>
<tr>
<td><code>tail offset</code></td>
<td><code>auipc x6, offset[31:12]</code></td>
</tr>
</tbody>
</table>

### Notes:
- `(if too big for just a jal)`: Use `auipc` and `jalr` for offsets.
- `(if too far for a j)`: Use `auipc` and `jalr` for offsets.

```plaintext
auipc x6, offset[31:12]
jalr x0, x6, offset[11:0]
```
So what is "tail" about...

- Often times your code has a convention like this:
  ```
  { 
  ... 
  lots of code 
  return foo(y); 
  }
  ```
  - It can be a recursive call to `foo()` if this is within `foo()`, or call to a different function...

- **So for efficiency...**
  - Evaluate the arguments for `foo()` and place them in a0-a7...
  - Restore ra
  - Pop the stack
  - Then call `foo()` with `j` or `tail`

- Then when `foo()` returns, it can return **directly** to where it needs to return to
  - Rather than returning to wherever `foo()` was called and returning from there
Agenda

• Interpretation vs Compilation
• The CALL chain
• Producing Machine Language
Producing Machine Language (1/3)

- **Simple Case**
  - Arithmetic, Logical, Shifts, and so on
  - All necessary info is within the instruction already
- **What about Branches?**
  - PC-Relative
  - So once pseudo-instructions are replaced by real ones, we know by how many instructions to branch
- So these can be handled
Producing Machine Language (2/3)

• “Forward Reference” problem
• Branch instructions can refer to labels that are “forward” in the program:

```
  or    s0, x0, x0
  L1:   slt  t0, x0,  $a1
        beq  t0, x0,  L2
        addi a1, a1, -1
        jal  x0, L1
  L2:   add  $t1, $a0, $a1
```

• Solved by taking 2 passes over the program
  • First pass remembers position of labels
  • Second pass uses label positions to generate code
Producing Machine Language (3/3)

• What about jumps (j and jal)?
  • Jumps within a file are PC relative (and we can easily compute)
  • Jumps to other files we can’t

• What about references to static data?
  • la gets broken up into lui and addi
  • These will require the full 32-bit address of the data
  • These can’t be determined yet, so we create two tables…
Symbol Table

- List of “items” in this file that may be used by other files
- What are they?
  - Labels: function calling
  - Data: anything in the `.data` section; variables which may be accessed across files
Relocation Table

- List of “items” this file needs the address of later
- What are they?
  - Any external label jumped to: `jal`
    - external (including lib files)
  - Any piece of data in static section
    - such as the `la` instruction
Object File Format

• **object file header**: size and position of the other pieces of the object file
• **text segment**: the machine code
• **data segment**: binary representation of the static data in the source file
• **relocation information**: identifies lines of code that need to be fixed up later
• **symbol table**: list of this file’s labels and static data that can be referenced
• **debugging information**
• A standard format is ELF (except Microsoft)
Linker (1/3)

- **Input**: Object code files, information tables (e.g., `foo.o`, `libc.o`)
- **Output**: Executable code (e.g., `a.out`)
- Combines several object (.o) files into a single executable ("linking")
- Enable separate compilation of files
  - Changes to one file do not require recompilation of the whole program
    - Windows 7 source was > 40 M lines of code!
  - Old name “Link Editor” from editing the “links” in jump and link instructions
Linker (2/3)

Linker

.o file 1
- text 1
- data 1
- info 1

.o file 2
- text 2
- data 2
- info 2

a.out
- Relocated text 1
- Relocated text 2
- Relocated data 1
- Relocated data 2
Linker (3/3)

• Step 1: Take text segment from each `.o` file and put them together
• Step 2: Take data segment from each `.o` file, put them together, and concatenate this onto end of text segments
• Step 3: Resolve references
  • Go through Relocation Table; handle each entry
  • That is, fill in all absolute addresses
Three Types of Addresses

- PC-Relative Addressing (\texttt{beq}, \texttt{bne}, \texttt{jal})
  - never relocate
- External Function Reference (usually \texttt{jal})
  - always relocate
- Static Data Reference (often \texttt{auipc} and \texttt{addi})
  - always relocate
- RISC-V often uses \texttt{auipc} rather than \texttt{lui} so that a big block of stuff can be further relocated as long as it is fixed relative to the pc
Absolute Addresses in RISC-V

• Which instructions need relocation editing?
  • Jump and link: ONLY for external jumps

```
jal      rd      xxxxx
```

• Loads and stores to variables in static area, relative to the global pointer

```
lw/sw    gp      x?      xxxxx
```

• What about conditional branches?

```
beq      rs      rt      xxxxxxx
```

• PC-relative addressing preserved even if code moves
Resolving References (1/2)

• Linker assumes first word of first text segment is at address 0x04000000.
  • (More later when we study “virtual memory”)
• Linker knows:
  • length of each text and data segment
  • ordering of text and data segments
• Linker calculates:
  • absolute address of each label to be jumped to and each piece of data being referenced
Resolving References (2/2)

- To resolve references:
  - search for reference (data or label) in all “user” symbol tables
  - if not found, search library files (for example, for `printf`)
  - once absolute address is determined, fill in the machine code appropriately
- Output of linker: executable file containing text and data (plus header)
In Conclusion…

- Compiler converts a single HLL file into a single assembly language file.
- Assembler removes pseudo-instructions, converts what it can to machine language, and creates a checklist for the linker (relocation table). A `.s` file becomes a `.o` file.
  - Does 2 passes to resolve addresses, handling internal forward references
- Linker combines several `.o` files and resolves absolute addresses.
  - Enables separate compilation, libraries that need not be compiled, and resolves remaining addresses
- Loader loads executable into memory and begins execution.
Loader Basics

• Input: Executable Code (e.g., \texttt{a.out} for MIPS)
• Output: (program is run)
• Executable files are stored on disk
• When one is run, loader’s job is to load it into memory and start it running
• In reality, loader is the operating system (OS)
  • loading is one of the OS tasks
  • And these days, the loader actually does a lot of the linking
Loader … what does it do?

- Reads executable file’s header to determine size of text and data segments
- Creates new address space for program large enough to hold text and data segments, along with a stack segment
- Copies instructions and data from executable file into the new address space
- Copies arguments passed to the program onto the stack
- Initializes machine registers
  - Most registers cleared, but stack pointer assigned address of 1st free stack location
- Jumps to start-up routine that copies program’s arguments from stack to registers & sets the PC
  - If main routine returns, start-up routine terminates program with the exit system call
Clicker/Peer Instruction

At what point in process are all the machine code bits determined for the following assembly instructions:

1) addu x6, x7, x8
2) jal fprintf

A: 1) & 2) After compilation
B: 1) After compilation, 2) After assembly
C: 1) After assembly, 2) After linking
D: 1) After compilation, 2) After linking
E: 1) After compilation, 2) After loading
Example: $C \Rightarrow Asm \Rightarrow Obj \Rightarrow Exe \Rightarrow Run$

C Program Source Code: `prog.c`

```c
#include <stdio.h>

int main (int argc, char *argv[]) {
    int i, sum = 0;
    for (i = 0; i <= 100; i++)
        sum = sum + i * i;
    printf ("The sum of sq from 0 .. 100 is %d\n", sum);
}
```

"`printf`" lives in "`libc`"
Compilation: MAL:
i = t0, sum = a1

.text
.align 2
.globl main
main:
  addi sp, sp, -4
  sw ra, 0(sp)
  mv t0, x0
  mv a1, x0
  li t1, 100
  j check
loop:
  mul t2, t0, t0
  add a1, a1, t2
  addi t0, t0, 1

.check:
  blt t0, t1 loop:
  la $a0, str
  jal printf
  mv a0, x0
  lw ra, 0(sp)
  addi sp, sp 4
  ret
.data
  .align 0
str:
  .asciiz "The sum of sq from 0 .. 100 is %d\n"
Compilation: MAL:
i = t0, sum = a1

.text
.align 2
.globl main
main:
    addi sp, sp, -4
    sw ra, 0(sp)
    mv t0, x0
    mv a1, x0
    li t1, 100
    j check
loop:
    mul t2, t0, t0
    add a1, a1, t2
    addi t0, t0, 1

check:
    blt t0, t1 loop:
    la $a0, str
    jal printf
    mv a0, x0
    lw ra, 0(sp)
    addi sp, sp 4
    ret
.data
.align 0
str:
    .asciiz "The sum of sq from 0 .. 100 is %d\n"

Pseudo-Instructions? Underlined
Assembly step 1: Remove Pseudo Instructions, assign jumps

```
.text
.align 2
.globl main
main:
  addi sp, sp, -4
  sw ra, 0(sp)
  addi t0, x0, 0
  addi a1, x0, 0
  addi t1, x0, 100
  jal x0, 12
loop:
  mul t2, t0, t0
  add a1, a1, t2
  addi t0, t0, 1

check:
  blt t0, t1 -16
  lui a0, l.str
  addi a0, a0, r.str
  jal printf
  mv a0, x0
  lw ra, 0(sp)
  addi sp, sp 4
  jalr x0, ra
.data
.align 0
str:
  .asciiz "The sum of sq from 0 .. 100 is %d\n"
```

Pseudo-Instructions? Underlined
Assembly step 2

Create relocation table and symbol table

• Symbol Table

<table>
<thead>
<tr>
<th>Label</th>
<th>address (in module)</th>
<th>type</th>
</tr>
</thead>
<tbody>
<tr>
<td>main:</td>
<td>0x0000000000</td>
<td>global text</td>
</tr>
<tr>
<td>loop:</td>
<td>0x000000014</td>
<td>local text</td>
</tr>
<tr>
<td>str:</td>
<td>0x0000000000</td>
<td>local data</td>
</tr>
</tbody>
</table>

• Relocation Information

<table>
<thead>
<tr>
<th>Address</th>
<th>Instr.</th>
<th>type</th>
<th>Dependency</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00000002c</td>
<td>lui</td>
<td>l.str</td>
<td></td>
</tr>
<tr>
<td>0x00000030</td>
<td>addi</td>
<td>r.str</td>
<td></td>
</tr>
<tr>
<td>0x00000034</td>
<td>jal</td>
<td>printf</td>
<td></td>
</tr>
</tbody>
</table>
Assembly step 4

- Generate object (.o) file:
  - Output binary representation for
    - text segment (instructions)
    - data segment (data)
    - symbol and relocation tables
  - Using dummy “placeholders” for unresolved absolute and external references
  - And next time… We link!