

### Review

- The operations a CPU can perform are defined by its ISA (Instruction Set Architecture)
- In MIPS Assembly Language:
  - One Instruction (simple operation) per line
  - Simpler is better, smaller is faster
- MIPS Registers (32 of them, each 32-bit) • So far you know about \$t0 - \$t7 and \$s0-\$s7
- Registers have no type, the operation tells CPU how to treat it
- Comments in Assembly

   Another way to make your code more
  readable: comments!

   Hash (#) is used for MIPS comments

   anything from hash mark to end of line is
  a comment and will be ignored

   Note: Different from C.

   C comments have format
  /\* comment \*/
  so they can span many lines


### **Assembly Instructions**


- In assembly language, each statement (called an <u>Instruction</u>), executes exactly one of a short list of simple commands
- Unlike in C (and most other High Level Languages), each line of assembly code contains at most 1 instruction
- Instructions are related to operations (=, +, -, \*, /) in C or Java


• Ok, enough already...gimme my MIPS!


# MIPS Addition and Subtraction (1/4) • Syntax of Instructions: 1 2,3,4 where: 1) operation by name 2) operand getting result ("destination") 3) 1st operand for operation ("source1") 4) 2nd operand for operation ("source2") • Syntax is rigid: • 1 operator, 3 operands • Why? Keep Hardware simple via regularity


CS61C L6 Intro MIPS :











Peer Instruction			
Α.	Types are associated with declaration		
A.	in C (normally), but are associated with	1:	ABC FFF
	instruction (operator) in MIPS	2:	FFT
В.		3:	FTF
	temp (\$t) variables, we can't write	4:	FTT
	MIPS for C exprs that contain > 16 vars.	5:	TFF
C.	If p (stored in \$s0) were a pointer to an	6:	TFT
P 1	array of ints, then p++; would be	8:	TTF TTT
al	addi \$\$0 \$\$0 1 C\$61C L6 Intro MIPS ; Load & Store (12) Be	•••	1.1.1. Imer 2007 © UCB

## Administrivia

- WLA is a great resource
   wla.berkeley.edu
- Assignments


Cal


- · HW2 due 7/5 @ 11:59pm
- HW3 due 7/8 @ 11:59pm (to be posted today)
- Proj1 due 7/12 @ 11:59pm (to be posted today)


# C variables map onto registers; what about large data structures like arrays? 1 of 5 components of a computer:


Assembly Operands: Memory


- memory contains such data structuresBut MIPS arithmetic instructions only
- operate on registers, never directly on memory.
- <u>Data transfer instructions</u> transfer data between registers and memory:
- Memory to register
- Register to memory
- CS61C L6 Intro MIPS ; Load & Store (14)











### **Pointers v. Values** Addressing: Byte vs. word Key Concept: A register can hold any 32-bit value. That value can be a (signed) int, an unsigned int, a Every word in memory has an address. similar to an index in an array Early computers numbered words like pointer (memory address), and so on C numbers elements of an array: • If you write add \$t2,\$t1,\$t0 •Memory[0], Memory[1], Memory[2], ... then \$t0 and \$t1 better contain values Computers needed to access 8-bit bytes as well as words (4 bytes/word) • If you write 1w \$t2,0(\$t0) then \$t0 better contain a pointer Today machines address memory as bytes, (i.e., "Byte Addressed") hence 32-bit (4 byte) word addresses differ by 4 Don't mix these up! •Memory[0], Memory[4], Memory[8], ... Cal Cal

