

### Lecture #12 – MIPS Instruction Rep III, Running a Program I aka Compiling, Assembling, Linking, Loading (CALL)



2007-7-16

Scott Beamer, Instructor

New Direction  
Service  
Announced



www.sfgate.com

CS61C L12 MIPS Instruction Rep III, Running a Program I (1)



Beamer, Summer 2007 © UCB

### Review of Floating Point

• Reserve exponents, significands:

Exponent	Significand	Object
0	0	0
0	nonzero	Denorm
1-254	anything	+/- fl. pt. #
255	0	+/- ∞
255	nonzero	NaN

• Integer mult, div uses hi, lo regs

• mghi and mflr copies out.

• Four rounding modes (to even default)

• MIPS FL ops complicated, expensive



CS61C L12 MIPS Instruction Rep III, Running a Program I (2)

Beamer, Summer 2007 © UCB

### Clarification Unbiased Rounding

• Round to (nearest) even (default)

- Normal rounding, almost:  $2.5 \Rightarrow 2$ ,  $3.5 \Rightarrow 4$
- Insures fairness on calculation
- Half the time we round up, other half down
- Decimal gives a good initial intuition, but remember computers use binary

• Steps to Use it (in binary)

- Determine place to be rounded to
- Figure out the two possible outcomes (its binary so 1 or 0 in last place)
- If one outcome is closer to current number than other, pick that outcome
- If both outcomes are equidistant pick the outcome that ends in 0



CS61C L12 MIPS Instruction Rep III, Running a Program I (3)

Beamer, Summer 2007 © UCB

### Decoding Machine Language

• How do we convert 1s and 0s to C code?

Machine language  $\Rightarrow$  C?

• For each 32 bits:

• Look at opcode: 0 means R-Format, 2 or 3 mean J-Format, otherwise I-Format.

• Use instruction type to determine which fields exist.

• Write out MIPS assembly code, converting each field to name, register number/name, or decimal/hex number.

• Logically convert this MIPS code into valid C code. Always possible? Unique?



CS61C L12 MIPS Instruction Rep III, Running a Program I (4)

Beamer, Summer 2007 © UCB

### Decoding Example (1/7)

• Here are six machine language instructions in hexadecimal:

```

00001025hex
0005402Ahex
11000003hex
00441020hex
20A5FFFFhex
08100001hex

```

• Let the first instruction be at address 4,194,304<sub>ten</sub> (0x00400000<sub>hex</sub>).

• Next step: convert hex to binary



CS61C L12 MIPS Instruction Rep III, Running a Program I (5)

Beamer, Summer 2007 © UCB

### Decoding Example (2/7)

• The six machine language instructions in binary:

```

0000000000000000000000001000000100101
0000000000000000010101000000000101010
000100010000000000000000000000000011
0000000001000100000010000001000000
00100000101001011111111111111111111
0000100000010000000000000000000001

```

• Next step: identify opcode and format

R	0	rs	rt	rd	shamt	funct
I	1, 4-31	rs	rt	immediate		
J	2 or 3	target address				



CS61C L12 MIPS Instruction Rep III, Running a Program I (6)

Beamer, Summer 2007 © UCB

### Decoding Example (3/7)

- Select the opcode (first 6 bits) to determine the format:

Format:

```
R 000000 00000000000001000000100101
R 000000 00000001010100000000101010
I 000100 0100000000000000000000011
R 000000 00010001000001000000100000
I 001000 0010100101111111111111111
J 000010 0000010000000000000000001
```

- Look at opcode:  
0 means R-Format,  
2 or 3 mean J-Format,  
otherwise I-Format.

 Next step: separation of fields

CS61C L12 MIPS Instruction Rep III, Running a Program I (7)

Beamer, Summer 2007 © UC

### Decoding Example (4/7)

- Fields separated based on format/opcode:

Format:

R	0	0	0	2	0	37
R	0	0	5	8	0	42
I	4	8	0	+3		
R	0	2	4	2	0	32
I	8	5	5	-1		
J	2	1,048,577				

- Next step: translate (“disassemble”) to MIPS assembly instructions



CS61C L12 MIPS Instruction Rep III, Running a Program I (8)

Beamer, Summer 2007 © UC

### Decoding Example (5/7)

- MIPS Assembly (Part 1):

Address:                    Assembly instructions:

```
0x00400000     or    $2,$0,$0
0x00400004     slt   $8,$0,$5
0x00400008     beq   $8,$0,3
0x0040000c     add   $2,$2,$4
0x00400010     addi  $5,$5,-1
0x00400014     j      0x100001
```

- Better solution: translate to more meaningful MIPS instructions (fix the branch/jump and add labels, registers)



CS61C L12 MIPS Instruction Rep III, Running a Program I (9)

Beamer, Summer 2007 © UC

### Decoding Example (6/7)

- MIPS Assembly (Part 2):

```
                or    $v0,$0,$0
Loop:          slt   $t0,$0,$a1
                beq   $t0,$0,Exit
                add   $v0,$v0,$a0
                addi  $a1,$a1,-1
                j      Loop
Exit:
```

- Next step: translate to C code (be creative!)



CS61C L12 MIPS Instruction Rep III, Running a Program I (10)

Beamer, Summer 2007 © UC

### Decoding Example (7/7)

Before Hex:     • After C code (Mapping below)

```
00001025_hex     $v0: product
0005402A_hex     $a0: multiplicand
11000003_hex     $a1: multiplier
00441020_hex     product = 0;
20A5FFFF_hex     while (multiplier > 0) {
08100001_hex         product += multiplicand;
                      multiplier -= 1;
                      }
```

```
                or    $v0,$0,$0
Loop:          slt   $t0,$0,$a1
                beq   $t0,$0,Exit
                add   $v0,$v0,$a0
                addi  $a1,$a1,-1
                j      Loop
Exit:
```

Demonstrated Big 61C  
Idea: Instructions are  
just numbers, code is  
treated like data



(11)

Beamer, Summer 2007 © UC

### Administrivia...Midterm in 7 days!

- Project 2 due Friday @ 11:59pm
- Midterm 7/23 @ 7-10pm 60 Evans
- Bring...
  - NO backpacks, cells, calculators, pagers, PDAs
  - 2 writing implements (we'll provide write-in exam booklets) – pencils ok!
  - One handwritten (both sides) 8.5"x11" paper
  - One green sheet (or copy of it)
- Review Session Friday @ ...



CS61C L12 MIPS Instruction Rep III, Running a Program I (12)

Beamer, Summer 2007 © UC

### Review from before: lui

#### • So how does lui help us?

##### • Example:

```
addi $t0,$t0, 0xABABCDCD
```

becomes:

```
lui $at, 0xABAB
ori $at,$at, 0xCDCD
add $t0,$t0,$at
```

##### • Now each I-format instruction has only a 16-bit immediate.

#### • Wouldn't it be nice if the assembler would this for us automatically?

- If number too big, then just automatically replace addi with lui, ori, add



CS61C L12 MIPS Instruction Rep III, Running a Program I (13)

Beamer, Summer 2007 © UC

### True Assembly Language (1/3)

#### • Pseudoinstruction: A MIPS instruction that doesn't turn directly into a machine language instruction, but into other MIPS instructions

#### • What happens with pseudoinstructions?

- They're broken up by the assembler into several "real" MIPS instructions.
- But what is a "real" MIPS instruction? Answer in a few slides

#### • First some examples



CS61C L12 MIPS Instruction Rep III, Running a Program I (14)

Beamer, Summer 2007 © UC

### Example Pseudoinstructions

#### • Register Move

```
move reg2,reg1
```

Expands to:

```
add reg2,$zero,reg1
```

#### • Load Immediate

```
li reg,value
```

If value fits in 16 bits:

```
addi reg,$zero,value
```

else:

```
lui reg,upper 16 bits of value
```

```
ori reg,$zero,lower 16 bits
```



CS61C L12 MIPS Instruction Rep III, Running a Program I (15)

Beamer, Summer 2007 © UC

### True Assembly Language (2/3)

#### • Problem:

- When breaking up a pseudoinstruction, the assembler may need to use an extra reg.
- If it uses any regular register, it'll overwrite whatever the program has put into it.

#### • Solution:

- Reserve a register (\$1, called \$at for "assembler temporary") that assembler will use to break up pseudo-instructions.
- Since the assembler may use this at any time, it's not safe to code with it.



CS61C L12 MIPS Instruction Rep III, Running a Program I (16)

Beamer, Summer 2007 © UC

### Example Pseudoinstructions

#### • Rotate Right Instruction


```
ror reg,value
```

Expands to:

```
srl $at,reg,value
```

```
sll reg,reg,32-value
```

```
or reg,reg,$at
```



#### • "No Operation" instruction

```
nop
```

Expands to instruction = 0<sub>ten</sub>

```
sll $0,$0,0
```



CS61C L12 MIPS Instruction Rep III, Running a Program I (17)

Beamer, Summer 2007 © UC

### Example Pseudoinstructions

#### • Wrong operation for operand

```
addu reg,reg,value # should be addiu
```

If value fits in 16 bits, addu is changed to:

```
addiu reg,reg,value
```

else:

```
lui $at,upper 16 bits of value
```

```
ori $at,$at,lower 16 bits
```

```
addu reg,reg,$at
```

#### • How do we avoid confusion about whether we are talking about MIPS assembler with or without pseudoinstructions?



CS61C L12 MIPS Instruction Rep III, Running a Program I (18)

Beamer, Summer 2007 © UC

### True Assembly Language (3/3)

- **MAL** (MIPS Assembly Language): the set of instructions that a programmer may use to code in MIPS; this **includes** pseudoinstructions
- **TAL** (True Assembly Language): set of instructions that can actually get translated into a single machine language instruction (32-bit binary string)
- A program must be converted from MAL into TAL before translation into 1s & 0s.



### Questions on Pseudoinstructions

- **Question:**
  - How does MIPS recognize pseudo-instructions?
- **Answer:**
  - It looks for officially defined pseudo-instructions, such as **ror** and **move**
  - It looks for special cases where the operand is incorrect for the operation and tries to handle it gracefully



### Rewrite TAL as MAL

• **TAL:**

```
Loop:   or    $v0,$0,$0
        slt  $t0,$0,$a1
        beq  $t0,$0,Exit
        add  $v0,$v0,$a0
        addi $a1,$a1,-1
        j    Loop
Exit:
```

- This time convert to MAL
- It's OK for this exercise to make up MAL instructions



### Rewrite TAL as MAL (Answer)

• **TAL:**

```
Loop:   or    $v0,$0,$0
        slt  $t0,$0,$a1
        beq  $t0,$0,Exit
        add  $v0,$v0,$a0
        addi $a1,$a1,-1
        j    Loop
Exit:
```

• **MAL:**

```
Loop:   li    $v0,0
        bge  $zero,$a1,Exit
        add  $v0,$v0,$a0
        decr $a1,1
        j    Loop
Exit:
```



### Peer Instruction

Which of the instructions below are **MAL** and which are **TAL**?

- A. `addi $t0, $t1, 40000`
- B. `beq $s0, 10, Exit`
- C. `sub $t0, $t1, 1`

	ABC
1:	MMM
2:	MMT
3:	MTM
4:	MTT
5:	TMM
6:	TMT
7:	TTM
8:	TTT



### In semi-conclusion...

- **Disassembly is simple and starts by decoding opcode field.**
  - Be creative, efficient when authoring C
- **Assembler expands real instruction set (TAL) with pseudoinstructions (MAL)**
  - Only TAL can be converted to raw binary
  - Assembler's job to do conversion
  - Assembler uses reserved register `$at`
  - MAL makes it **much** easier to write MIPS



## Overview

- Interpretation vs Translation
- Translating C Programs
  - Compiler
  - Assembler (next time)
  - Linker (next time)
  - Loader (next time)
- An Example (next time)



CS61C L12 MIPS Instruction Rep III, Running a Program I (26)

Beamer, Summer 2007 © UCB

## Language Continuum

Scheme			Java bytecode
Java			
C++	C	Assembly	machine language

Easy to program ← Inefficient to interpret → Efficient  
Difficult to program

- In general, we interpret a high level language if efficiency is not critical or translated to a lower level language to improve performance



CS61C L12 MIPS Instruction Rep III, Running a Program I (27)

Beamer, Summer 2007 © UCB

## Interpretation vs Translation

- How do we run a program written in a source language?
- **Interpreter**: Directly executes a program in the source language
- **Translator**: Converts a program from the source language to an equivalent program in another language
- For example, consider a Scheme program `foo.scm`



CS61C L12 MIPS Instruction Rep III, Running a Program I (28)

Beamer, Summer 2007 © UCB

## Interpretation

Scheme program: `foo.scm`

Scheme Interpreter



CS61C L12 MIPS Instruction Rep III, Running a Program I (29)

Beamer, Summer 2007 © UCB

## Translation

Scheme program: `foo.scm`

Scheme Compiler  
(+ assembler & linker)

Executable(mach lang pgm): `a.out`

Hardware

- Scheme Compiler is a translator from Scheme to machine language.



CS61C L12 MIPS Instruction Rep III, Running a Program I (30)

Beamer, Summer 2007 © UCB

## Interpretation

- Any good reason to interpret machine language in software?
- SPIM – useful for learning / debugging
- What if you want to run compiled programs (executables) from another ISA?
- Examples
  - **VirtualPC** let Windows (compiled to x86) run on old Macs (680x0 or PowerPC)
  - Run old video games on newer consoles



CS61C L12 MIPS Instruction Rep III, Running a Program I (31)

Beamer, Summer 2007 © UCB

## Machine Code Interpretation

### • Apple's Two Conversions

- In the last 2 years, switched to Intel's x86 from IBM's PowerPC
- Could require all programs to be re-translated from high level language
- Did so with **minimal disruption** to programmer, and especially the user
  - **Rosetta** allows old PowerPC programs to run on the new x86 systems by runtime translation
  - **Universal Binaries** contain the machine code for both platforms, so both systems can run at native speeds
- Did a similar thing 13 years ago when they switched from Motorola 680x0 instruction architecture to PowerPC



CS61C L12 MIPS Instruction Rep III, Running a Program I (32)

Beamer, Summer 2007 © UC

## Interpretation vs. Translation?


- **Easier to write interpreter**
- **Interpreter closer to high-level, so gives better error messages (e.g., SPIM)**
  - Translator reaction: add extra information to help debugging (line numbers, names)
- **Interpreter slower (10x?) but code is smaller (1.5X to 2X?)**
- **Interpreter provides instruction set independence: run on any machine**
  - Apple switched to PowerPC. Instead of retranslating all SW, let executables contain old and/or new machine code, interpret old code in software if necessary



CS61C L12 MIPS Instruction Rep III, Running a Program I (33)

Beamer, Summer 2007 © UC

## Steps to Starting a Program



CS61C L12 MIPS Instruction Rep III, Running a Program I (34)

Beamer, Summer 2007 © UC

## Compiler


- **Input: High-Level Language Code (e.g., C, Java such as foo.c)**
- **Output: Assembly Language Code (e.g., foo.s for MIPS)**
- **Note: Output *may* contain pseudoinstructions**
- **Pseudoinstructions:** instructions that assembler understands but not in machine. E.g.,
  - `mov $s1,$s2 ⇒ or $s1,$s2,$zero`



CS61C L12 MIPS Instruction Rep III, Running a Program I (35)

Beamer, Summer 2007 © UC

## And in conclusion...



CS61C L12 MIPS Instruction Rep III, Running a Program I (36)

Beamer, Summer 2007 © UC